Latest Posts
The PCI-SIG® Members Forum is a resource for members to ask a variety of technical questions about PCI Express® (PCIe®) specifications and applications.
- PCI-SIG Membership
- PCI-SIG
- PCI-SIG Work Groups
- PCI Express compliance
- PCIe Specification
- PCIe Technology
In 2022, PCI-SIG® introduced PCI Express® (PCIe®) 5.0 Compliance Testing to members. PCIe 5.0 specification official testing includes a maximum link speed of 32 GT/s.
- Standards and Compliance
- PCI Express 5.0
- PCI Express compliance
- PCIe 5.0 Compliance
- PCI-SIG Compliance
In early 2022, PCI-SIG® released the full version of the PCI Express® (PCIe®) 6.0 specification.
- Systems & Applications
- PCIe 6.0
- PAM4
- PAM4 signaling
- PCI Express 6.0
- PCI Express 6.0 Specification
- PCIe 6.0 architecture
It’s hard to believe it’s been 30 years since PCI-SIG® formed in 1992.
- Standards & Compliance
- Compliance
- PCI Express 5.0
- PCIe 5.0 Compliance
- PCI-SIG
- PCI-SIG Compliance
- PCI-SIG Integrators List
Infographic of the PCIe 6.0 Architecture
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe Storage
- PCI Express specification
- FLIT
- Forward Error Correction
PCI-SIG® Compliance Workshop Updates: Workshop #118 Recap, PCIe 5.0 Specification Workshops and More
PCI-SIG® has continued to host PCI Express® (PCIe®) Compliance Workshops throughout 2021 as we recognize that they are an important member benefit.
- Standards & Compliance
- Compliance
- PCIe 5.0 specification
- PCIe 5.0
- PCI-SIG Integrators List
- PCI Express 5.0
PCI-SIG® built upon our momentum from 2020 with another successful year in 2021. From progress on the PCIe 5.0 architecture compliance program to the impending release of the PCIe 6.0 specification, we have hit many exciting milestones.
- Standards & Compliance
- PCI Express 5.0
- PCI Express 6.0
- PCI Express 6.0 Specification
- PCI Express compliance
- PCI Express specification
- PCI-SIG
- PCI-SIG Compliance
- PCI-SIG Membership
- PCIe 5.0 specification
- PCIe 6.0 specification
The upcoming PCIe® 6.0 specification introduces Flow Control Unit (FLIT) encoding, which enables the specification to provide low latency with high efficiency. FLIT mode is adopted for the PCIe 6.0 architecture because error correction needs to operate on fixed sized packets.
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe FEC
- Forward Error Correction
- FLIT
With global health and safety concerns related to the Covid-19 pandemic still greatly limiting in-person events in 2021, PCI-SIG® continues to offer compliance workshop opportunities to our members virtually.
- Standards & Compliance
- PCIe 6.0 specification
- PAM4 signaling
- PCIe 6.0 architecture
- PCIe form factor
- FLIT Mode
- PCIe FEC
With global health and safety concerns related to the Covid-19 pandemic still greatly limiting in-person events in 2021, PCI-SIG® continues to offer compliance workshop opportunities to our members virtually.
- Standards & Compliance
- PCIe 6.0 specification
- PAM4 signaling
- PCIe 6.0 architecture
- PCIe form factor
- FLIT Mode
- PCIe FEC