Latest Posts
Mohiuddin Mazumder of Intel was honored at this year’s PCI-SIG US DevCon
- Developers Conference
- PCI-SIG DevCon
- PCI-SIG
- PCI Express
Manisha Nilange of Intel was honored at this year’s PCI-SIG US DevCon
- Developers Conference
- PCI-SIG DevCon
- PCI-SIG
- PCI Express
With global health and safety concerns related to the Covid-19 pandemic still greatly limiting in-person events in 2021, PCI-SIG® continues to offer compliance workshop opportunities to our members virtually.
- Standards & Compliance
- PCIe 6.0 specification
- PAM4 signaling
- PCIe 6.0 architecture
- PCIe form factor
- FLIT Mode
- PCIe FEC
For almost two decades, the PCI Express® (PCIe®) architecture has offered low latency and high bandwidth in support of next generation systems.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe FEC
- Forward Error Correction
- FLIT
At this year’s Open Compute Project Global Summit in San Jose on March 4 -5, attendees will have the opportunity to learn how PCI Express® (PCIe®) specifications enable OCP systems today and how newer versions of
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe 5.0
- PCI Express 5.0
- PCIe 4.0
- PCI Express 4.0
- OCP Summit
- Open Compute Project
At this year’s Open Compute Project Global Summit in San Jose on March 4 -5, attendees will have the opportunity to learn how PCI Express® (PCIe®) specifications enable OCP systems today and how newer versions of
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe 5.0
- PCI Express 5.0
- PCIe 4.0
- PCI Express 4.0
- OCP Summit
- Open Compute Project
We are starting 2020 with the release of version 0.5 of the PCI Express® (PCIe®) 6.0 specification incorporating the significant member feedback received on version 0.3.
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe FEC
- Forward Error Correction
- FLIT
- PCI Express specification
Our PCI-SIG® members have been hard at work. In 2017, we delivered PCI Express® 4.0 with its 16 GT/s, while also diving headfirst into PCI Express 5.0 development – first announced at our annual PCI-SIG DevCon in June 2017.
- Standards & Compliance
- PCI-SIG
- PCIe 5.0
- PCI Express 5.0
- PCIe Bandwidth
Retimers and redrivers have enabled longer physical channels in servers and storage systems since Peripheral Component Interface Express (PCIe®) 3.0 specification was first introduced almost 10 years ago.
- Signal Integrity
- PCIe 5.0
- PCI Express 5.0
- PCIe 4.0
- PCI Express 4.0
- PCIe Retimer
- PCIe Redriver
- PCI Express specification
Earlier this month, I attended another eventful Flash Memory Summit (FMS) and I am pleased to say that PCI Express® (PCIe®) was around every corner at this year’s event.
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PCIe 5.0
- PCI Express 5.0
- PCIe 4.0
- PCI Express 4.0
- OCP Summit
- Flash Memory Summit
- PCIe Storage
- PCI Express Storage