Latest Posts
![](https://pcisig.com/sites/default/files/xInfographic,P20Blog,P20Image.png.pagespeed.ic.Z0A5nSY8th.png)
Infographic of the PCIe 6.0 Architecture
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe Storage
- PCI Express specification
- FLIT
- Forward Error Correction
![](https://pcisig.com/sites/default/files/xPCI-SIG,P202021,P20EOY,P20Blog.png.pagespeed.ic.ZrGoxen8mz.jpg)
PCI-SIG® built upon our momentum from 2020 with another successful year in 2021. From progress on the PCIe 5.0 architecture compliance program to the impending release of the PCIe 6.0 specification, we have hit many exciting milestones.
- Standards & Compliance
- PCI Express 5.0
- PCI Express 6.0
- PCI Express 6.0 Specification
- PCI Express compliance
- PCI Express specification
- PCI-SIG
- PCI-SIG Compliance
- PCI-SIG Membership
- PCIe 5.0 specification
- PCIe 6.0 specification
![](https://pcisig.com/sites/default/files/xPCI-SIG,P202021,P20EOY,P20Blog.png.pagespeed.ic.ZrGoxen8mz.jpg)
PCI-SIG® built upon our momentum from 2020 with another successful year in 2021. From progress on the PCIe 5.0 architecture compliance program to the impending release of the PCIe 6.0 specification, we have hit many exciting milestones.
- Standards & Compliance
- PCI Express 5.0
- PCI Express 6.0
- PCI Express 6.0 Specification
- PCI Express compliance
- PCI Express specification
- PCI-SIG
- PCI-SIG Compliance
- PCI-SIG Membership
- PCIe 5.0 specification
- PCIe 6.0 specification
![](https://pcisig.com/sites/default/files/xPCIe,P206.0,P20Spec,P20Webinar,P20Q,P26A_FLIT.png.pagespeed.ic.LWQBYsZZK5.png)
The upcoming PCIe® 6.0 specification introduces Flow Control Unit (FLIT) encoding, which enables the specification to provide low latency with high efficiency. FLIT mode is adopted for the PCIe 6.0 architecture because error correction needs to operate on fixed sized packets.
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe FEC
- Forward Error Correction
- FLIT
![](https://pcisig.com/sites/default/files/xPCI-SIG,P20Astera,P20Labs,P20Auto,P20Blog.png.pagespeed.ic.C_IPhK3d65.png)
By: Hope Bovenzi, Strategic Marketing, Astera Labs
- Signal Integrity
- automotive
- PCIe
- PCI Express
- PCIe Storage
- PCIe Retimer
- PCIe connectivity
- PCIe Bandwidth
- PCI-SIG Automotive Taskforce
![](https://pcisig.com/sites/default/files/xMohiuddin,P20M.png.pagespeed.ic.Zqa_mygYnC.png)
Mohiuddin Mazumder of Intel was honored at this year’s PCI-SIG US DevCon
- Developers Conference
- PCI-SIG DevCon
- PCI-SIG
- PCI Express
![](https://pcisig.com/sites/default/files/xManisha,P20N.png.pagespeed.ic.YBonYUQEKr.png)
Manisha Nilange of Intel was honored at this year’s PCI-SIG US DevCon
- Developers Conference
- PCI-SIG DevCon
- PCI-SIG
- PCI Express
As part of our ongoing effort to broaden the adoption and deployment of PCI Express® (PCIe®) technology into diverse industry verticals, the PCI-SIG® Board of Directors recently announced the PCI-SIG Automotive Taskforce.
- Standards & Compliance
- PCI-SIG DevCon
- PCIe 6.0
- automotive
Is your company interested in speaking at PCI-SIG® Virtual Developers Conference 2021? The
- Standards & Compliance
- PCI-SIG DevCon
- PCIe 6.0
- automotive
Despite the many challenges in 2020, we are proud to report that it has been a successful year for, PCI-SIG®. We continued the momentum started in 2019 with PCIe® 4.0 Compliance Testing, continued work on the PCIe 6.0 specification, and brought our members new ways to engag
- Standards & Compliance
- PCIe 6.0 specification
- PCIe 4.0
- PCI-SIG DevCon