Latest Posts
Author’s Note: This blog discusses new functionality introduced in the PCIe 6.0 specification, but please note that the PCIe 6.0.1 and PCIe 6.1 specification revisions have been published.
- PCI Express Specification
- PCI Express 6.0 Specification
- PCIe 6.0 specification
- PCI Express 6.0
- PCI Express 6.0 Forward Error Correction
- PCIe 6.0 FEC
- FLIT Mode
Advanced IP Design for PCI Express® Technology
By Scott Knowlton, PCI-SIG MWG Co-Chair
- Standards and Compliance
- PCIe
- SoC
- IP
- PIPE
The SD Association (SDA) recently announced SD Express, which adds the PCI Express® and NVMe™ interfaces to the SD interface. The PCIe® interface delivers transfer rates up to 985 megabytes per second (MB/s) and supports backward compatibility with existing SD hosts.
- Standards & Compliance
- PCI-SIG
- SD Association
- SD Express
- NVMe
- PCIe 3.0
- PCI Express 3.0
I am happy to share that PCI-SIG® has begun developing the PCI Express® (PCIe®) 6.0 specification, targeted for release in 2021.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe PAM4
- PCIe FEC
- PCIe Forward Error Correction
- PCIe 6.0 specification
- PCI Express 6.0 Specification
- PCI Express PAM4
- PCIe 6.0 FEC
- PCI Express 6.0 FEC
- PCIe6.0 Forward Error Correction
- PCI Express 6.0 Forward Error Correction
This is already shaping up to be a busy year for PCI-SIG® with the pending release of the PCI Express® 5.0 specification targete
- Standards & Compliance
- PCIe 5.0
- PCI Express 5.0
- Embedded World
- SD Association
- OCP Global Summit