Errata for the
PCI Express Base Specification, Revision 1.1

Updated Feb 2007
## Errata for the PCI Express Base Specification, Revision 1.1

<table>
<thead>
<tr>
<th>REVISION</th>
<th>REVISION HISTORY</th>
<th>DATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>First Draft</td>
<td>Apr 2005</td>
</tr>
<tr>
<td>C1-C11</td>
<td>First release – including Class Code errata</td>
<td>1 August 2005</td>
</tr>
<tr>
<td>C12-C20</td>
<td>Second release</td>
<td>8 May 2006</td>
</tr>
<tr>
<td></td>
<td>Fixed bug in second release. Added new errata</td>
<td></td>
</tr>
<tr>
<td>C5 updated,</td>
<td>Final Release</td>
<td>8 Feb 2007</td>
</tr>
<tr>
<td>Added C25 -</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C36</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
# Table Of Contents

C1. Class Code Reassignment ........................................................................................................ 5
C2. Interaction of "No Snoop" Attribute in TLPs and "Reject Snoop Transactions" ................... 5
C3. Appendix D Clarifications ........................................................................................................ 5
C4. Form Factors Not Requiring Beacon ...................................................................................... 6
C5. EP and TLPs Without Data **(UPDATED)** ............................................................................ 6
C6. PCI-PM L1 & Completion Timeout .......................................................................................... 7
C7. Unsupported Request Equivalency to Master Abort .............................................................. 7
C8. Switch and Root Port Virtual Bridge Behavior in Non-D0 States ............................... 8
C9. Expectations About Unexpected Completions ................................................................. 8
C10. Switch Handling of 101b Routing Code ............................................................................ 9
C11. Root Complex Minimum Credit Requirement ...................................................................... 9
C12. TLP Acceptance Rules ........................................................................................................ 10
C13. Ports Must Remain Disabled While Disabled Bit is Set .................................................. 10
C14. CLKREQ# Allows Platform Refclock Removal in L1 .................................................... 11
C15. Assorted Register Clarifications **(UPDATED)** .............................................................. 11
C16. Assorted ............................................................................................................................... 19
C17. FC Advertisement Check Not Actually Possible ........................................................... 21
C18. AckNak_LATENCY_TIMER Clarifications .......................................................................... 22
C19. Assorted ............................................................................................................................... 25
C20. REPLAY_TIMER Clarifications .......................................................................................... 26
C21. Text Updates for Trusted Configuration ............................................................................ 30
C22. L1 Invocation Example ......................................................................................................... 30
C23. L1, L23_Ready Negotiation .............................................................................................. 30
<table>
<thead>
<tr>
<th>Error Code</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>C24</td>
<td>Retrain Link Bit Only Exists for Upstream Components</td>
<td>32</td>
</tr>
<tr>
<td>C25</td>
<td>Definition of Completer</td>
<td>32</td>
</tr>
<tr>
<td>C26</td>
<td>ECRC Rules</td>
<td>33</td>
</tr>
<tr>
<td>C27</td>
<td>Redundant Example in Section 2.2.6.2.</td>
<td>34</td>
</tr>
<tr>
<td>C28</td>
<td>Scope of TC Service Policy</td>
<td>34</td>
</tr>
<tr>
<td>C29</td>
<td>PM Messages and BDF/BD</td>
<td>34</td>
</tr>
<tr>
<td>C30</td>
<td>VC Capability Is Indeed Optional</td>
<td>35</td>
</tr>
<tr>
<td>C31</td>
<td>INTx Interrupt Status Clarification</td>
<td>36</td>
</tr>
<tr>
<td>C32</td>
<td>Reserved Fields in “2” Registers</td>
<td>36</td>
</tr>
<tr>
<td>C33</td>
<td>Device Status Register Error Detected Bit Typos</td>
<td>37</td>
</tr>
<tr>
<td>C34</td>
<td>D0active</td>
<td>37</td>
</tr>
<tr>
<td>C35</td>
<td>Assorted</td>
<td>38</td>
</tr>
<tr>
<td>C36</td>
<td>Unexpected Completion Sometimes Function-Specific</td>
<td>41</td>
</tr>
</tbody>
</table>
C1. Class Code Reassignment
SWWG Approved 1 August 2005 -- Release Date: 1 August 2005

In Section 1.3.4 of the PCI Express Base Specification 1.1 and the Integrated Devices – Event Collector ECN to the 1.0a:

- A Root Complex Event Collector has the Base Class 08h, Sub-Class 05h06h and Programming Interface 00h.

C2. Interaction of "No Snoop" Attribute in TLPs and "Reject Snoop Transactions"
PWG Approved 16 June 2005 -- Release Date: 1 August 2005

In Table 7-40: VC Resource Capability Register, change:

Reject Snoop Transactions – When set to zero, transactions with or without the No Snoop bit set within the TLP Header are allowed on this VC. When set to 1, any transaction for which the No Snoop attribute is applicable but is not set without the No Snoop bit set within the TLP Header will be rejected as an Unsupported Request. See Section 2.2.6.5 for information on where the No Snoop attribute is applicable. This field is valid for Root Ports and RCRB; it is not valid for PCI Express Endpoint devices or Switch Ports.

C3. Appendix D Clarifications
PWG Approved 16 June 2005 -- Release Date: 1 August 2005

In Appendix D, change text:

“This document The PCI Express Base Specification does not specify the allowed rules governing the creation of resource dependencies between TLPs using different Traffic Classes. Such dependencies can create potential deadlock if devices make different assumptions about what is allowed and what is not. Dependencies can be created when a packet is forwarded (transmitted verbatim) or translated (transmitted with modification) from an input port to an output port.

Resource dependencies are created when received packets are either forwarded/translated and retransmitted on the same or a different link. Due to the fact that the forwarding/ translating device has finite buffer resources, this behavior creates a dependency upon between the ability to receive a packet on-and the ability to transmit a packet (in potentially a different VC or sub-channel).”

…”

“This means:

a request in sub-channel X(TC=m) is translated-forwarded/translated in sub-channel Y(TC=n). n and m are between 0-7. X and Y are either P (Posted Request), N (Non-Posted Request), or C (Completion).”
“A Switch will not is not allowed to modify the TLPs that flow through it, but must ensure complete independence of resources assigned to separate VC.s. System software must comprehend the system dependency rules when configuring TC/VC mapping throughout the system.”

...

"One possible legal mapping is might be:"

...

“Others of these potential dependencies may be legal when comprehended as part of a specific usage model. For example, these cases: P(m) -> P(n), N(m) -> N(n), P(m) -> N(n), N(m) -> P(n) where m! = n might exist where a device processes services incoming requests to complete those requests by issuing modified versions of those requests using a different Traffic Class (for example, remapping the first request’s address and generating the new request with the resulting address). In these cases, suitable rules must be applied to prevent circular dependencies that would lead to deadlock or livelock.”

**C4. Form Factors Not Requiring Beacon**

PWG Approved 16 June 2005 -- Release Date: 1 August 2005

In Section 5.3.3.2, change:

The Link wakeup mechanisms provide a means of signaling the platform to re-establish power and reference clocks to the components within its domain. There are two defined wakeup mechanisms: Beacon and WAKE#. The Beacon mechanism uses in-band signaling to implement wakeup functionality, and is described in Section 4.3.2.4. For components that support wakeup functionality, **Beacon is the required mechanism for all components, except for components designed exclusively for the following the form factor specification(s) targeted by the implementation determine the wakeup mechanism support requirements.** PCI Express Card Electromechanical Specification and Mini PCI Express Card Electromechanical Specification.

...

The WAKE# mechanism uses sideband signaling to implement wakeup functionality. WAKE# is an “open drain” signal asserted by components requesting wakeup and observed by the associated power controller. WAKE# is only defined for certain form factors, and the detailed specifications for WAKE# are included in the relevant form factor specifications. Specific form factor specifications may require the use of either Beacon or WAKE# as the wakeup mechanism. All form factors that require WAKE# as the wakeup mechanism must permit components to also generate Beacon, although the Beacon may not be observed.

**C5. EP and TLPs Without Data (UPDATED)**

PWG Approved 16 June 2005 -- Release Date: 1 August 2005; Updated 8 February 2007

In Section 2.7.2.2, change:

Data poisoning applies only to the data within a Write Request (Posted or Non-Posted) or a Read Completion.

Poisoning of a TLP is indicated by a 1b value in the EP field

Transmitters are permitted to set the EP field to 1b only for TLPs that include a data payload.

The behavior of the receiver is not specified if the EP bit is set for any TLP that does not include a data payload.
If a Transmitter supports data poisoning, TLPs that are known to the Transmitter to include bad data must use the poisoning mechanism defined above.

Receipt of a Poisoned TLP is a reported error associated with the Receiving device/function (see Section 6.2)

C6. PCI-PM L1 & Completion Timeout
PWG Approved 16 June 2005 -- Release Date: 1 August 2005

In Section 5.3.2.1. Entry into the L1 State:

When two components’ interconnecting Link is in L1 as a result of the Downstream component being programmed to a non-D0 state, both components suspend the operation of their Flow Control Update, TLP Completion Timeout, and, if implemented, Update FCP Timer (see Section 2.6.1.2) counter mechanisms. Refer to Chapter 4 for more detail on the Physical Layer behavior.

C7. Unsupported Request Equivalency to Master Abort
PWG Approved 16 June 2005 -- Release Date: 1 August 2005

In Section 2.3.1, add implementation note as shown:

...If the Request Type is not supported (by design or because of configuration settings) by the device, the Request is an Unsupported Request, and is reported according to Section 6.2
If the Request requires Completion, a Completion Status of UR is returned (see Section 2.2.9)

IMPLEMENTATION NOTE

When Requests are Terminated Using Unsupported Request

In Conventional PCI, a device “claims” a request on the bus by asserting DEVSEL#. If no device claims a request after a set number of clocks, the request is terminated as a Master Abort. Because PCI Express is a point to point interconnect, there is no equivalent mechanism for claiming a request on a link, since all transmissions by one component are always sent to the other component on the link. Therefore, it is necessary for the receiver of a request to determine if the request should be “claimed”. If the request is not claimed, then it is handled as an Unsupported Request, which is the PCI Express equivalent of conventional PCI’s Master Abort termination. In general, one can determine the correct behavior by asking the question: Would the device assert DEVSEL# for this request in conventional PCI?

For devices with Type 0 headers (all types of Endpoints), it is relatively simple to answer this question. For Memory and IO Requests, this determination is based on the address ranges the device has been programmed to respond to. For Configuration requests, the Type 0 request format indicates the device is by definition the “target”, although the device will still not claim the Configuration Request if it addresses an unimplemented function.
For devices with Type 1 headers (Root Ports, Switches and Bridges), the same question can generally be applied, but since the behavior of a conventional PCI bridge is more complicated than that of a Type 0 device, it is somewhat more difficult to determine the answers. One must consider Root Ports and Switch ports as if they were actually composed of conventional PCI to PCI bridges, and then at each stage consider the configuration settings of the virtual bridge to determine the correct behavior.

PCI Express Messages do not exist in conventional PCI, so the above guideline cannot be applied. This specification describes specifically for each type of Message when a device must handle the request as an Unsupported Request. Messages pass through Root and Switch ports unaffected by conventional PCI control mechanisms including Bus Master Enable & power state setting.

Note that Completer Abort, which is the PCI Express equivalent to Target Abort, is used only to indicate a serious error that makes the completer permanently unable to respond to a request that it would otherwise have normally responded to. Because Target Abort is used in conventional PCI only when a target has asserted DEVSEL#, is incorrect to use Completer Abort for any case where a conventional PCI target would have ignored a request by not asserting DEVSEL#.

---

**C8. Switch and Root Port Virtual Bridge Behavior in Non-D0 States**

PWG Approved 16 June 2005 -- Release Date: 1 August 2005

*At the end of Section 5.3.1., add implementation note as shown:*

... this specification takes precedence for PCI Express components and Link hierarchies.

---

**IMPLEMENTATION NOTE**

**Switch and Root Port Virtual Bridge Behavior in Non-D0 States**

When a Type 1 device associated with a Switch/Root Port, a “virtual bridge”, is in a non-D0 power state, it will emulate the behavior of a conventional PCI bridge in its handling of Memory, IO and Configuration Requests and Completions. All Memory and IO requests flowing downstream are terminated as Unsupported Requests. All Type 1 Configuration Requests are terminated as Unsupported Requests, however Type 0 Configuration Request handling is unaffected by the virtual bridge D state. Completions flowing either direction across the virtual bridge are unaffected by the virtual bridge D state.

Note that the handling of PCI Express Messages is not affected by the PM state of the virtual bridge.

---

**C9. Expectations About Unexpected Completions**

PWG Approved 16 June 2005 -- Release Date: 1 August 2005
In Section 2.3.2, Completion Handling Rules:

When a device receives a Completion which does not match the Transaction ID for any of the outstanding Requests issued by that device, the Completion is called an “Unexpected Completion.”

- If a received Completion is not malformed and matches the Transaction ID of an outstanding Request, but in some other way does not match the corresponding Request, it is permitted for the receiver to handle the Completion as an Unexpected Completion.

C10. Switch Handling of 101b Routing Code

PWG Approved 16 June 2005 -- Release Date: 1 August 2005

In Section 2.3, add:

... If the value in r[2:0] indicates the Msg/MsgD terminates at the Receiver (100b or a reserved value), or if the Message Code field value is defined and corresponds to a Message which must be comprehended by the Switch, the Switch must process the Message according to the Message processing rules.

If the value in r[2:0] indicates Gathered and routed to Root Complex (101b), see Section 5.3.3.2.1 for Message handling rules.

It is an error to receive any Msg/MsgD Request other than a PME_TO_Ack that specifies 101b routing. It is an error to receive a PME_TO_Ack at the Upstream Port of a Switch. Switches may check for violations of these rules – TLPs in violation are Malformed TLPs. If checked, this is a reported error associated with the Receiving Port (see Section 6.2).

C11. Root Complex Minimum Credit Requirement

PWG Approved 16 June 2005 -- Release Date: 1 August 2005

In Section 2.6.1:

Table 2-27: Minimum Initial Flow Control Advertisements

<table>
<thead>
<tr>
<th>Credit Type</th>
<th>Minimum Advertisement</th>
</tr>
</thead>
<tbody>
<tr>
<td>...</td>
<td>Root Complex (supporting peer-to-peer traffic between all Root Ports) and Switch: Largest possible setting of the Max_Payload_Size for the component divided by FC Unit Size, or the size of the largest Read Request the component will ever generate, whichever is smaller. Root Complex (not supporting peer-to-peer traffic between all Root Ports) and Endpoint: infinite FC units - initial credit value of all 0s</td>
</tr>
</tbody>
</table>
C12. TLP Acceptance Rules

PWG Approved 30 March 2006 -- Release Date: 8 May 2006

In Section 2.4.1, change:

- For Root Ports and Switch Downstream Ports, acceptance of a Posted Request or Completion must not depend upon the transmission of a Non-Posted Request within the same traffic class [ref footnote below].
- For Switch Upstream Ports, acceptance of a Posted Request or Completion must not depend upon the transmission on a downstream port of Non-Posted Request within the same traffic class [ref footnote below].
- For Endpoint, Bridge and Switch Upstream Ports, the acceptance of a Posted Request must not depend upon the transmission of any TLP from that same upstream port within the same traffic class [ref footnote below].
- For Endpoint, Bridge and Switch Upstream Ports, the acceptance of a Non-Posted Request must not depend upon the transmission of a Non-Posted Request from that same upstream port within the same traffic class [ref footnote below].
- For Endpoint, Bridge and Switch Upstream Ports, the acceptance of a Completion must not depend upon the transmission of any TLP from that same upstream port within the same traffic class [ref footnote below].

Note that Endpoints are never permitted to block acceptance of a Completion

- For Endpoints and Bridges acceptance of a posted or non-posted request must not depend upon the transmission of a posted or non-posted request in the same Traffic Class.
- Acceptance of a posted request must not depend upon the transmission of a completion in the same Traffic Class.
- Completions issued for non-Posted Requests must be returned in the same Traffic Class as the corresponding non-Posted Request.
- Acceptance of a completion must not depend upon the transmission of a posted or non-posted request or a completion in the same Traffic Class.

Add footnote:

1 Satisfying the above rules is a necessary, but not sufficient condition to ensure deadlock free operation. Deadlock free operation is dependent upon the system topology, the number of virtual channels supported and the configured traffic class to virtual channel mappings. Specification of platform and system constraints to ensure deadlock free operation is outside the scope of this specification (see Appendix D for a discussion of relevant issues).

C13. Ports Must Remain Disabled While Disabled Bit is Set

EWG Approved 30 March 2006 -- Release Date: 8 May 2006
In Section 4.2.6.9. Disabled, change:

... If an Electrical Idle ordered set was transmitted and received (even while transmitting TS1 with the Disable Link bit asserted), then:

- LinkUp = 0 (False)
  - Note: At this point, the Lanes are considered Disabled.
  - The next state is Detect when directed or if Electrical Idle is exited.
  - For Downstream components: The next state is Detect when Electrical Idle exit is detected at the Receiver.
  - For Upstream components: The next state is Detect when directed (e.g., when the Link Disable bit is set to 0b by software).

Otherwise, For Downstream components, if no Electrical Idle ordered set is received after a 2 ms timeout, the next state is Detect.

---

C14. CLKREQ# Allows Platform Refclock Removal in L1

PWG Approved 30 March 2006 -- Release Date: 8 May 2006

In Section 5.2, change:

...

- L1 – Higher latency, lower power “standby” state.
- L1 support is required for PCI-PM compatible power management. L1 is optional for ASPM unless specifically required by a particular form factor.

All platform provided main power supplies and component reference clocks must remain active at all times during L1. All platform provided component reference clocks must remain active at all times during L1, except as permitted by Clock Power Management (using CLKREQ#) when enabled. The component’s internal PLLs may be shut off during L1, enabling greater energy savings at a cost of increased exit latency.

...

C15. Assorted Register Clarifications (UPDATED)

SWWG/PWG Approved 5 May 2006/30 March 2006 -- Release Date: 8 May 2006

Update PWG Approved 15 June 2006 -- Release Date: 25 August 2006
Errata for the PCI Express Base Specification, Revision 1.1

In Section 7.5.1.1, edit as shown:

7.5.1.1. Command Register (Offset 04h)

Table 7-3 establishes the mapping between PCI 3.0 and PCI Express for PCI 3.0 configuration space Command register.

Table 7-3: Command Register

<table>
<thead>
<tr>
<th>Bit Location</th>
<th>Register Description</th>
<th>Attributes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>RW</td>
</tr>
<tr>
<td>10</td>
<td><strong>Interrupt Disable</strong> – Controls the ability of a PCI Express Function device to generate INTx interrupts.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Any INTx emulation interrupts already asserted by the Function device must be deasserted when this bit is set.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Note that INTx emulation interrupts forwarded by Root and Switch Ports from devices downstream of the Root or Switch Port are not affected by this bit.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>As described in Section 2.2.8.1, INTx interrupts use virtual wires that must, if asserted, be deasserted using the appropriate Deassert_INTx message(s) when this bit is set.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Only the INTx virtual wire interrupt(s) associated with the Function(s) for which this bit is set are affected.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>For Endpoints that generate INTx interrupts, this bit is required. For Endpoints that do not generate INTx interrupts this bit is optional. If not implemented, this bit must be hardwired to 0b.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>For Root Ports, Switch Ports and Bridges that generate INTx interrupts on their own behalf, this bit is required. This bit has no effect on interrupts that pass through the port from the secondary side.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>For Root Ports, Switch Ports and Bridges that do not generate INTx interrupts on their own behalf this bit is optional. If not implemented, this bit must be hardwired to 0b.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Default value of this field is 0.</td>
<td></td>
</tr>
</tbody>
</table>

In Section 7.8.4, edit as shown:

7.8.4. Device Control Register (Offset 08h)

Table 7-12: Device Control Register
<table>
<thead>
<tr>
<th>Bit Location</th>
<th>Register Description</th>
<th>Attributes</th>
</tr>
</thead>
<tbody>
<tr>
<td>...</td>
<td>...</td>
<td></td>
</tr>
<tr>
<td>7:5</td>
<td><strong>Max_Payload_Size</strong> – This field sets maximum TLP payload size for the device/function.</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>...</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Default value of this field is 000b.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Devices that support only the 128 byte max payload size are permitted to hardwire this field to 000b.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>System software is not required to program the same value for this field for all the functions of a multi-function device. See Section 2.2.2 for important guidance.</td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td></td>
</tr>
<tr>
<td>14:12</td>
<td><strong>Max_Read_Request_Size</strong> – This field sets the maximum Read Request size for the Device as a Requester.</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>...</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Devices that do not generate Read Request larger than 128 bytes and devices that do not generate read requests on their own behalf are permitted to implement this field as Read Only (RO) with a value of 000b.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Default value of this field is 010b.</td>
<td></td>
</tr>
</tbody>
</table>

In Sections 7.8.6, 7.8.7, and 7.8.8 change as shown:

### 7.8.6. Link Capabilities Register (Offset 0Ch)

<table>
<thead>
<tr>
<th>Bit Location</th>
<th>Register Description</th>
<th>Attributes</th>
</tr>
</thead>
<tbody>
<tr>
<td>3:0</td>
<td>Maximum Link Speed – ...</td>
<td>RO</td>
</tr>
<tr>
<td></td>
<td>All other encodings are reserved.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Multi-function devices must report the same value in this field for all functions.</td>
<td></td>
</tr>
<tr>
<td>9:4</td>
<td>Maximum Link Width – ...</td>
<td>RO</td>
</tr>
<tr>
<td></td>
<td>1000000b x32</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Multi-function devices must report the same value in this field for all functions.</td>
<td></td>
</tr>
</tbody>
</table>
### Bit Location

**Register Description**

<table>
<thead>
<tr>
<th>Bit Location</th>
<th>Description</th>
<th>Attributes</th>
</tr>
</thead>
<tbody>
<tr>
<td>11:10</td>
<td><strong>Active State Power Management (ASPM) Support</strong> – ...</td>
<td>RO</td>
</tr>
<tr>
<td></td>
<td><em>Multi-function devices must report the same value in this field for all functions.</em></td>
<td></td>
</tr>
<tr>
<td>14:12</td>
<td><strong>L0s Exit Latency</strong> – ...</td>
<td>RO</td>
</tr>
<tr>
<td></td>
<td><em>...component uses a common or separate reference clock.</em></td>
<td></td>
</tr>
<tr>
<td></td>
<td><em>Multi-function devices must report the same value in this field for all functions.</em></td>
<td></td>
</tr>
<tr>
<td>17:15</td>
<td><strong>L1 Exit Latency</strong> – ...</td>
<td>RO</td>
</tr>
<tr>
<td></td>
<td><em>...component uses a common or separate reference clock.</em></td>
<td></td>
</tr>
<tr>
<td></td>
<td><em>Multi-function devices must report the same value in this field for all functions.</em></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td><strong>Clock Power Management</strong> – <em>For Upstream Ports, a value of 1b in this bit indicates that the component tolerates the removal of any reference clock(s)</em> ...</td>
<td>RO</td>
</tr>
<tr>
<td></td>
<td><em>...For a multi-function device, each function indicates its capability independently. Power Management configuration software must only permit reference clock removal if all functions of the multi-function device indicate a 1b in this bit.</em></td>
<td></td>
</tr>
<tr>
<td></td>
<td><em>For Downstream Ports this bit must be hardwired to 0b.</em></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td><strong>Surprise Down Error Reporting Capable</strong> – ...</td>
<td>RO</td>
</tr>
<tr>
<td>20</td>
<td><strong>Data Link Layer Link Active Reporting Capable</strong> – ...</td>
<td>RO</td>
</tr>
<tr>
<td>31:24</td>
<td><strong>Port Number</strong> – This field indicates the PCI Express Port number for the given PCI Express Link.</td>
<td>HwInit</td>
</tr>
<tr>
<td></td>
<td><em>Multi-function devices must report the same value in this field for all functions.</em></td>
<td></td>
</tr>
</tbody>
</table>

---

### 7.8.7. **Link Control Register (Offset 10h)**

---

Table 7-15: Link Control Register
<table>
<thead>
<tr>
<th>Bit Location</th>
<th>Register Description</th>
<th>Attributes</th>
</tr>
</thead>
</table>
| 1:0          | **Active State Power Management (ASPM) Control** – This field controls the level of ASPM supported on the given PCI Express Link.  

For multi-function devices, it is recommended that software program the same value for this field in all functions. Only capabilities enabled in all functions are enabled for the component as a whole. | RW |
| 3            | ... | Endpoints **and Bridges**:

**Read Completion Boundary (RCB)** – Optionally May be set by configuration software to indicate the RCB value of the Root Port upstream from the Endpoint. Refer to Section 2.3.1.1 for the definition of the parameter RCB.

Defined encodings are:

0b 64 byte  
1b 128 byte  

Configuration software must only set this bit to 1b if the Root Complex reports an RCB value of 128 bytes (a value of 1b in the Read Completion Boundary field).

Default value of this field is 0b.  
Devices that do not implement this feature must hardwire the field to 0b. | ... |
| 4            | **Link Disable** – This bit disables the Link by directing the LTSSM to the Disabled state when set to 1b; this field is not applicable and reserved on for Endpoint devices, PCI Express to PCI/PCI-X bridges, and Upstream Ports of Switches. | RW |
| 5            | **Retrain Link** – ... | RW |
Bit Location | Register Description | Attributes
---|---|---
6 | **Common Clock Configuration** – This bit when set indicates that this component and the component at the opposite end of this Link are operating with a distributed common reference clock. A value of 0b indicates that this component and the component at the opposite end of this Link are operating with asynchronous reference clock.  
*For multi-function devices, it is highly recommended that software program the same value for this field in all functions. If not all functions are set to 1b, then the component must as a whole assume that its reference clock is not common with the upstream component.*  
Components utilize this common clock configuration information to report the correct L0s and L1 Exit Latencies.
... | RW

7 | **Extended Synch** – This bit when set forces the transmission of additional ordered sets when exiting the L0s state (see Section 4.2.4.3) and when in the Recovery state (see Section 4.2.6.4.1). This mode provides external devices (e.g., logic analyzers) monitoring the Link time to achieve bit and Symbol lock before the Link enters the L0 state and resumes communication.  
*For multi-function devices if any function has this bit set to 1b, then the component must transmit the additional ordered sets when exiting L0s.*  
Default value for this bit is 0b. | RW
Enable Clock Power Management – Applicable only for Upstream Ports and with form factors that support a “Clock Request” (CLKREQ#) mechanism, this bit operates enable-functions as follows:

0b – Clock power management is disabled and device must hold CLKREQ# signal low.

1b - When this bit is set to 1, the device is permitted to use CLKREQ# signal to power manage link clock according to protocol defined in appropriate form factor specification.

For a multi-function device, power management configuration software is only permitted to set this bit to 1b if all functions of the multi-function device indicate a 1b in the Clock Power Management bit of the Link Capabilities Register. The component is permitted to use CLKREQ# signal to power manage link clock only if this bit is set for all functions.

Default value of this field is 0b.

For Downstream Ports and Components that do not support Clock Power Management (as indicated by a 0b value in the Clock Power Management bit of the Link Capabilities register) must hardwire this bit to 0b.

7.8.8. Link Status Register (Offset 12h)

Table 7-16: Link Status Register

<table>
<thead>
<tr>
<th>Bit Location</th>
<th>Register Description</th>
<th>Attributes</th>
</tr>
</thead>
<tbody>
<tr>
<td>3:0</td>
<td>Link Speed – ...</td>
<td>RO</td>
</tr>
<tr>
<td>9:4</td>
<td>Negotiated Link Width – ...</td>
<td>RO</td>
</tr>
<tr>
<td>10</td>
<td>Undefined – ...</td>
<td>RO</td>
</tr>
<tr>
<td>11</td>
<td>Link Training – ...</td>
<td>RO</td>
</tr>
<tr>
<td>12</td>
<td>Slot Clock Configuration – This bit indicates that the component uses the same physical reference clock that the platform provides on the connector. If the device uses an independent clock irrespective of the presence of a reference on the connector, this bit must be clear. For a multi-function device, each function must report the same value for this bit.</td>
<td>HwInit</td>
</tr>
<tr>
<td>13</td>
<td>Data Link Layer Link Active – ...</td>
<td>RO</td>
</tr>
</tbody>
</table>
Table 7-18: Slot Control Register

<table>
<thead>
<tr>
<th>Bit Location</th>
<th>Register Description</th>
<th>Attributes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td><strong>Attention Button Pressed Enable</strong> – When set to 1b, this bit enables software notification on an attention button pressed event. See Section 6.7.3.</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>Default value of this field is 0b. If the <strong>Attention Button Present bit in the Slot Capabilities Register</strong> is 0b, this bit is permitted to be read-only with a value of 0b.</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td><strong>Presence Detect Changed Enable</strong> – When set to 1b, this bit enables software notification on a presence detect changed event. See Section 6.7.3.</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>Default value of this field is 0b. If the <strong>Hot-Plug Capable bit in the Slot Capabilities Register</strong> is 0b, this bit is permitted to be read-only with a value of 0b.</td>
<td></td>
</tr>
<tr>
<td>7:6</td>
<td><strong>Attention Indicator Control</strong> – If an Attention Indicator is implemented, writes to this field set the Attention Indicator to the written state.</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>Note: The default value of this field must be one of the non-Reserved values. If the <strong>Attention Indicator Present bit in the Slot Capabilities Register</strong> is 0b, this bit is permitted to be read-only with a value of 00b.</td>
<td></td>
</tr>
<tr>
<td>9:8</td>
<td><strong>Power Indicator Control</strong> – If a Power Indicator is implemented, writes to this field set the Power Indicator to the written state.</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>Note: The default value of this field must be one of the non-Reserved values. If the <strong>Power Indicator Present bit in the Slot Capabilities Register</strong> is 0b, this bit is permitted to be read-only with a value of 0b.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>...</td>
<td></td>
</tr>
</tbody>
</table>
### Bit Location | Register Description | Attributes
--- | --- | ---
12 | **Data Link Layer State Changed Enable** – If the Data Link Layer Link Active capability is implemented, when set to 1b, this field enables software notification when Data Link Layer Link Active field is changed. **If the Data Link Layer Link Active capability is not implemented, this bit is permitted to be read-only with a value of 0b.** | RW

**C16. Assorted**

**PWG Approved 30 March 2006 -- Release Date: 8 May 2006**

*In Section 2.3, add:*

**Add in Terms and Acronyms:**

AER ______ Advanced Error Reporting capability (see Section 7.10)

... Transaction ID ______ A component of the Transaction Descriptor including the Requester ID and Tag

*Throughout the document, replace all instances of “Requestor ID” with “Requester ID”*

*In Section 2.2.2:*

- The size of the data payload of a Received TLP as given by the TLP’s Length [...]

*In 4.2.4.4., edit as shown:*

**4.2.4.4. Link Error Recovery**

- Link Errors are defined as 8b/10b decode errors, loss of Symbol lock, Elasticity Buffer Overflow/Underflow, or loss of Lane-to-Lane de-skew.
  - Note: 8b/10b decode errors must be checked and trigger a Receiver Error in specified LTSSM states (see <>), which is a reported error associated with the Port (see Section <>). Triggering a Receiver Error on any or all of Framing Error, Loss of Symbol Lock, Lane Deskew Error, and Elasticity Buffer Overflow/Underflow is optional.

*In Section 4.2.6, Table 4-4., edit as shown:*

Table 4-4: Table of Link Status Mapped to the LTSSM
In Section 6.2.4:

The following PCI Express errors are not function-specific:

- All Physical Layer errors
- All Data Link Layer errors
- These Transaction Layer errors:
  - ECRC Fail
  - UR, when caused by no function claiming a TLP
  - Receiver Overflow
  - Flow Control Protocol Error
  - Malformed TLP
  - Unexpected Completion

Modify Figure 2-12 as shown:

![Figure 2-12: Attributes Field of Transaction Descriptor](image-url)
Section 5.3.3.2.:

Before using any wakeup mechanism, functions must be enabled by software to do so by setting the device’s PME_En bit in the Power Management Control/Status register (PMCSR). The PME_Status bit is sticky, and devices must maintain the value of the PME_Status bit through reset if aux power is available and they are enabled for wakeup events (this requirement also applies to the PME Enable bit in the PMCSR and the Aux Power PM Enable bit in the Device Control Register).

In Figure 7-70 Change:

"VAT_Offset * 04h 10h" for VC Arbitration Table

"FAT_Offset(0) * 04h 10h"

"FAT_Offset(n) * 04h 10h" for Function Arbitration Table (0) and (n)

In Section 7.11.8, change:

<table>
<thead>
<tr>
<th>1</th>
<th>VC Negotiation Pending –This bit indicates whether the Virtual Channel negotiation (initialization or disabling) is in pending state. This field is valid for all devices.</th>
<th>RO</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>The value of this field is defined only when the link is in the DL_Active state and the Virtual Channel is enabled (its VC Enable bit is set). When this bit is set by hardware, it indicates that the VC resource has not completed the process of negotiation. This bit is cleared by hardware after the VC negotiation is complete (on exit from the FC_INIT2 state). For VC0, this bit is permitted to be hardwired to 0b.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>...</td>
<td></td>
</tr>
</tbody>
</table>

C17. FC Advertisement Check Not Actually Possible

PWG Approved 30 March 2006 -- Release Date: 8 May 2006

In Section 2.6.1, edit as shown:

During FC initialization for any Virtual Channel, including the default VC initialized as a part of Link initialization, Receivers must initially advertise VC credit values equal to or greater than those shown in Table 2.27.
Components may optionally check for violations of this rule. If a component implementing this check determines a violation of this rule, the violation is a Flow Control Protocol Error (FCPE).

If checked, this is a reported error associated with the Receiving Port (see Section 6.2).

---

C18. AckNak_LATENCY_TIMER Clarifications

PWG Approved 30 March 2006 -- Release Date: 8 May 2006

Change the following text as shown:

3.5.3.1. LCRC and Sequence Number Rules (TLP Receiver)

... The following timer is used:

- AckNak_LATENCY_TIMER – Counts time since an Ack or Nak DLLP was scheduled for transmission. Counts time that determines when an Ack DLLP becomes scheduled for transmission, according to the following rules:
  - Set to 0 in DL_Inactive state
  - Restart from 0 each time an Ack or Nak DLLP is scheduled for transmission; Reset to 0 when all TLPs received have been acknowledged with an Ack DLLP
  - If there are initially no unacknowledged TLPs and a TLP is then received, the AckNak_LATENCY_TIMER starts counting only when the TLP has been forwarded to the Receive Transaction Layer

...

- An A TLP Receiver must schedule an Ack DLLP must be transmitted such that it will be transmitted no later than when all of the following conditions are true:
  - The Data Link Control and Management State Machine is in the DL_Active state
  - TLPs have been forwarded to the Receive Transaction Layer, but not yet acknowledged by sending an Ack DLLP
  - The AckNak_LATENCY_TIMER reaches or exceeds the value specified in Table 3-5
  - The Link used for Ack DLLP transmission is already in L0 or has transitioned to L0
  - Another TLP or DLLP is not currently being transmitted on the Link used for Ack DLLP transmission
• The NAK_SCHEDULED flag is clear

Note: The AckNak_LATENCY_TIMER must be restarted from 0 each time an Ack or Nak DLLP is scheduled for transmission

- Data Link Layer Ack DLLPs may be scheduled for transmission more frequently than required
- Data Link Layer Ack and Nak DLLPs specify the value (NEXT_RCV_SEQ - 1) in the AckNak_Seq_Num field

Table 3-5 defines the threshold values for the AckNak_LATENCY_TIMER timer, which for any specific case is called the Ack Latency. The values are specified according to the largest TLP payload size and Link width. The values are measured at the Port of the TLP Receiver, starting with the time the last Symbol of a TLP is received to the first Symbol of the Ack/Nak DLLP being transmitted. The values are calculated using the formula:

\[
\frac{(Max\_Payload\_Size + TLP\_Overhead) \times AckFactor}{LinkWidth} + \text{InternalDelay} + \text{Tx\_L0s\_Adjustment}
\]

where

- Max_Payload_Size is the value in the Max_Payload_Size field of the Device Control register. For a multi-function device whose Max_Payload_Size settings are identical across all functions, the common Max_Payload_Size setting must be used. For a multi-function device whose Max_Payload_Size settings are not identical across all functions, the selected Max_Payload_Size setting is implementation specific, but it’s recommended to use the smallest Max_Payload_Size setting across all functions.

- TLP Overhead represents the additional TLP components which consume Link bandwidth (header, LCRC, framing Symbols) and is treated here as a constant value of 28 Symbols.

- AckFactor represents the number of maximum size TLPs which can be received before an Ack is sent, and is used to balance Link bandwidth efficiency and retry buffer size – the value varies according to Max_Payload_Size and Link width, and is defined in Table 3-5.

- LinkWidth is the operating width of the Link.

- InternalDelay represents the internal processing delays for received TLPs and transmitted DLLPs, and is treated here as a constant value of 19 Symbol Times.

- Tx\_L0s\_Adjustment if L0s is enabled, the time required for the Transmitter to exit L0s (see Section 4.2.6.6.2), expressed in Symbol Times, or 0 if L0s is not enabled.

Note that the setting of the Extended Synch bit of the Link Control register affects the exit time from L0s to L0, and must be taken into account in this adjustment.

The values in Table 3-5 do not include this adjustment offset.

Thus, the Ack Latency is the value given in Table 3-5 plus the Transmitter L0s adjustment offset, described above.

TLP Receivers and compliance tests must base Ack Latency timing as measured at the Port of the TLP Receiver, starting with the time the last Symbol of a TLP is received to the first Symbol of the Ack DLLP being transmitted.
When measuring until the Ack DLLP is transmitted, compliance tests must allow for any TLP or other DLLP transmission already in progress in that direction (thus preventing the Ack DLLP transmission). If L0s is enabled, compliance tests must allow for the L0s exit latency of the Link in the direction that the Ack DLLP is being transmitted. If the Extended Synch bit of the Link Control register is set, compliance tests must also allow for its effect on L0s exit latency.

TLP Receivers are not required to adjust their Ack DLLP scheduling based upon L0s exit latency or the value of the Extended Synch bit.

Table 3-5: *Unadjusted* - Ack Transmission Latency Limit and AckFactor by Link Width and Max Payload (Symbol Times)

<table>
<thead>
<tr>
<th>Max_Payload_Size (bytes)</th>
<th>128</th>
<th>256</th>
<th>512</th>
<th>1024</th>
<th>2048</th>
<th>4096</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>x1</td>
<td>x2</td>
<td>x4</td>
<td>x8</td>
<td>x12</td>
<td>x16</td>
</tr>
<tr>
<td>128</td>
<td>237</td>
<td>128</td>
<td>73</td>
<td>67</td>
<td>58</td>
<td>48</td>
</tr>
<tr>
<td></td>
<td>AF = 1.4</td>
<td>AF = 1.4</td>
<td>AF = 1.4</td>
<td>AF = 2.5</td>
<td>AF = 3.0</td>
<td>AF = 3.0</td>
</tr>
<tr>
<td>256</td>
<td>416</td>
<td>217</td>
<td>118</td>
<td>107</td>
<td>90</td>
<td>72</td>
</tr>
<tr>
<td></td>
<td>AF = 1.4</td>
<td>AF = 1.4</td>
<td>AF = 1.4</td>
<td>AF = 2.5</td>
<td>AF = 3.0</td>
<td>AF = 3.0</td>
</tr>
<tr>
<td>512</td>
<td>559</td>
<td>289</td>
<td>154</td>
<td>86</td>
<td>109</td>
<td>86</td>
</tr>
<tr>
<td></td>
<td>AF = 1.0</td>
<td>AF = 1.0</td>
<td>AF = 1.0</td>
<td>AF = 2.0</td>
<td>AF = 2.0</td>
<td>AF = 2.0</td>
</tr>
<tr>
<td>1024</td>
<td>1071</td>
<td>545</td>
<td>282</td>
<td>150</td>
<td>194</td>
<td>150</td>
</tr>
<tr>
<td></td>
<td>AF = 1.0</td>
<td>AF = 1.0</td>
<td>AF = 1.0</td>
<td>AF = 2.0</td>
<td>AF = 2.0</td>
<td>AF = 2.0</td>
</tr>
<tr>
<td>2048</td>
<td>2095</td>
<td>1057</td>
<td>538</td>
<td>278</td>
<td>365</td>
<td>278</td>
</tr>
<tr>
<td></td>
<td>AF = 1.0</td>
<td>AF = 1.0</td>
<td>AF = 1.0</td>
<td>AF = 2.0</td>
<td>AF = 2.0</td>
<td>AF = 2.0</td>
</tr>
<tr>
<td>4096</td>
<td>4143</td>
<td>2081</td>
<td>1050</td>
<td>534</td>
<td>706</td>
<td>534</td>
</tr>
<tr>
<td></td>
<td>AF = 1.0</td>
<td>AF = 1.0</td>
<td>AF = 1.0</td>
<td>AF = 2.0</td>
<td>AF = 2.0</td>
<td>AF = 2.0</td>
</tr>
</tbody>
</table>

*The values in this table are determined using the formula shown above minus the “Tx_L0s_Adjustment” term.*
**IMPLEMENTATION NOTE**

**Retry Buffer Sizing**

The Retry Buffer should be large enough to ensure that under normal operating conditions, transmission is never throttled because the retry buffer is full. In determining the optimal buffer size, one must consider the Ack Latency value, any differences between the actual implementation and the internal processing delay used to generate these values, Ack delay caused by the Receiver already transmitting another TLP, and the delays caused by the physical Link interconnect, and the time required to process the received Ack DLLP.

The Receiver’s Transmitter L0s exit latency (see Section 4.6.2.2.1) should also be accounted for, as is demonstrated with the following example using components A and B. Given two components A and B, the L0s exit latency required by A’s receiver should be accounted for when sizing A’s transmit retry buffer, as is demonstrated in the following example:

- A exits L0s on its Transmit path to B and starts transmitting a long burst of write Requests to B
- B initiates L0s exit on its Transmit path to A, but the L0s exit time required by A’s Receiver is large
- Meanwhile, B is unable to send Ack DLLPs to A, and A stalls due to lack of Retry Buffer space
- The Transmit path from B to A returns to L0, B transmits an Ack DLLP to A, and the stall is resolved

This stall can be avoided by matching the size of a component’s Transmitter Retry Buffer to the L0s exit latency required by the component’s Receiver, or, conversely, by matching the Receiver L0s exit latency to the desired size of the Retry Buffer.

AckFactor values were chosen to allow implementations to achieve good performance without requiring an uneconomically large retry buffer. To enable consistent performance across a general purpose interconnect with differing implementations and applications, it is necessary to set the same requirements for all components without regard to the application space of any specific component. If a component does not require the full transmission bandwidth of the Link, it may reduce the size of its retry buffer below the minimum size required to maintain available retry buffer space with the Ack Latency values specified.

Note that the Ack Latency values specified ensure that the range of permitted outstanding Sequence Numbers will never be the limiting factor causing transmission stalls.

---

*C19. Assorted*

PWG Approved 30 March 2006 -- Release Date: 8 May 2006
In Section 5.4.1.2.1, edit as shown:

The Upstream component sends this DLLP repeatedly with no more than 4 symbol times of idle between subsequent transmissions of the PM_Request_Ack DLLP. The transmission of SKP ordered sets is **must occur as required** at any time between PM_Request_Ack transmissions, and do not contribute to the 4 symbol time idle limit. **Transmission of SKP ordered sets during L1 entry follows the clock tolerance compensation rules in section 4.2.7**

In Section 3.5.2, insert a new subsection header as shown:

**3.5.2.2. Handling of Received DLLPs**

- Since Ack/Nak and Flow Control DLLPs affect TLPs flowing in the opposite direction across the Link, the TLP transmission mechanisms in the Data Link Layer are also responsible for Ack/Nak and Flow Control DLLPs received from the other component on the Link. ...

In Section 2.2.8 delete as shown:

...-

- Hot-Plug Signaling

In Section 2.2.8.7 edit as shown:

The messages listed in Table 2-19 were previously used for a mechanism ([Hot-Plug Signaling](#)) that is no longer supported.

In Section 2.9.1, edit as shown:

**2.9.1 Transaction Layer Behavior in DL_Down Status**

...-

- The Port must terminate any PME Turn_Off handshake Requests targeting the port in such a way that the port is considered to have acknowledged the PME_Turn_Off request (see Implementation Note in Section 5.3.3.2.1)

- for all other Posted Requests, discarding the Requests

...-

C20. **REPLAY_TIMER Clarifications**

PWG Approved 30 March 2006 – Release Date: 8 May 2006

Change the following text as shown:

**3.5.2.1. LCRC and Sequence Number Rules (TLP Transmitter)**

...
The following timer is used:

- **REPLAY_TIMER** - Counts time since last Ack or Nak DLLP received.

  This timer determines when a replay is required, according to the following rules:
  - Started at the last Symbol of any TLP transmission or retransmission, if not already running.
  - For each replay, reset and restart REPLAY_TIMER when sending the last Symbol of the first TLP to be retransmitted.
  - Restarts for each Ack DLLP received while there are unacknowledged TLPs outstanding, if, and only if, the received Ack DLLP acknowledges some TLP in the retry buffer.

  **Note:** This ensures that REPLAY_TIMER is reset only when forward progress is being made.

- Reset and hold until restart conditions are met for each Nak received (except during a replay) or when the REPLAY_TIMER expires.

- Not advanced during Link retraining (holds its value when the LTSSM is in the Recovery or Configuration state). See Sections 4.2.5.3 and 4.2.5.4.

- Resets and holds when there are no outstanding unacknowledged TLPs.

When a replay is initiated, either due to reception of a Nak or due to REPLAY_TIMER expiration, the following rules describe the sequence of operations that must be followed:

- If all TLPs transmitted have been acknowledged (the Retry Buffer is empty), terminate replay, otherwise continue.

- Increment REPLAY_NUM.

  - If REPLAY_NUM rolls over from 11b to 00b, the Transmitter signals the Physical Layer to retrain the Link, and waits for the completion of retraining before proceeding with the replay. This is a reported error associated with the Port (see Section 6.2).

  Note that Data Link Layer state, including the contents of the Retry Buffer, are not reset by this action unless the Physical Layer reports Physical LinkUp = 0 (causing the Data Link Control and Management State Machine to transition to the DL_Inactive state).

  - If REPLAY_NUM does not roll over from 11b to 00b, continue with the replay.

- Block acceptance of new TLPs from the Transmit Transaction Layer.

...
The following formula defines the timeout count values for the REPLAY_TIMER. The values are specified according to the largest TLP payload size and Link width.

The values are measured at the Port of the TLP Transmitter, from last Symbol of TLP to First Symbol of TLP retransmission. The values are calculated using the formula (note – this is simply three times the Ack Latency value – see Section 3.5.3.1):

\[
\left( \frac{(\text{Max Payload Size} + \text{TLP Overhead}) \times \text{AckFactor}}{\text{Link Width}} + \text{InternalDelay} \right)^* 3 - \text{Rx L0s Adjustment}
\]

where

- **Max Payload Size** is the value in the Max Payload Size field of the Device Control register. For a multi-function device whose Max Payload Size settings are identical across all functions, the common Max Payload Size setting must be used. For a multi-function device whose Max Payload Size settings are not identical across all functions, the selected Max Payload Size setting is implementation specific, but it’s recommended to use the largest Max Payload Size setting across all functions.

- **TLP Overhead** represents the additional TLP components which consume Link bandwidth (header, LCRC, framing Symbols) and is treated here as a constant value of 28 Symbols.

- **AckFactor** represents the number of maximum size TLPs which can be received before an Ack is sent, and is used to balance Link bandwidth efficiency and retry buffer size – the value varies according to Max Payload Size and Link width, and is included in Table 3-5.

- **Link Width** is the operating width of the Link.

- **InternalDelay** represents the internal processing delays for received TLPs and transmitted DLLPs, and is treated here as a constant value of 19 Symbol Times.

- **Rx L0s Adjustment** equals the time required by the component’s receive circuits to exit from L0s to L0 (as to receive an Ack DLLP from the other component on the Link), expressed in Symbol Times (see Section 4.2.6.6.1).

Thus, the timeout value for REPLAY_TIMER is the value given in Table 3-4 plus the Receiver L0s adjustment offset, described above.

TLP Transmitters and compliance tests must base replay timing as measured at the Port of the TLP Transmitter. Timing starts with either the last Symbol of a transmitted TLP, or else the last Symbol of a received Ack DLLP, whichever determines the oldest unacknowledged TLP. Timing ends with the First Symbol of TLP retransmission.

It is strongly recommended that a TLP Transmitter not perform a TLP retransmission due to Ack delay if the delay is potentially caused by the Ack’s Link needing to exit L0s before it can transmit the Ack. This might be accomplished by statically adjusting the REPLAY_TIMER to allow for the L0s exit latency of the Ack’s Link, or by sensing if the Ack’s Link is in the process of exiting L0s when the REPLAY_TIMER expires.
When measuring replay timing to the point when TLP retransmission begins, compliance tests must allow for any other TLP or DLLP transmission already in progress in that direction (thus preventing the TLP retransmission). Also, if either Link is enabled for L0s, compliance tests must allow for L0s exit latency\(^2\), either with the Link over which the Ack is transmitted, or with the Link over which the TLP is retransmitted.

<table>
<thead>
<tr>
<th>Max_Payload_Size (bytes)</th>
<th>Link Operating Width</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>x1</td>
</tr>
<tr>
<td>128</td>
<td>711</td>
</tr>
<tr>
<td>256</td>
<td>1248</td>
</tr>
<tr>
<td>512</td>
<td>1677</td>
</tr>
<tr>
<td>1024</td>
<td>3213</td>
</tr>
<tr>
<td>2048</td>
<td>6285</td>
</tr>
<tr>
<td>4096</td>
<td>12429</td>
</tr>
</tbody>
</table>

Note that L0s exit latency is affected by the value of the Extended Synch bit in the Link Control register.

The values in this table are determined using the formula shown above minus the “Rx_L0s_Adjustment” term. A TLP Transmitter is permitted to adjust its REPLAY_TIMER to allow for L0s exit latency as described in the text preceding the table.
C21. Text Updates for Trusted Configuration
PWG Approved 15 June 2006 – Release Date: 25 August 2006

Note: This errata builds on the Trusted Configuration ECN (already approved & released)

Change In Section 2.2.6.4 Relaxed Ordering Attribute:

This attribute is not applicable and must be set to 0b for Configuration Requests, Trusted Configuration Requests, I/O Requests, Memory Requests that are Message Signaled Interrupts, and Message Requests (except where specifically permitted).

Change In Section 2.2.6.5 No Snoop Attribute:

This attribute is not applicable and must be set to 0b for Configuration Requests, Trusted Configuration Requests, I/O Requests, Memory Requests that are Message Signaled Interrupts, and Message Requests (except where specifically permitted).

In the Trusted Configuration ECN Section 7.21.3.2:

... Software must qualify the VSTCVTSC Vendor ID …

C22. L1 Invocation Example
PWG Approved 15 June 2006 – Release Date: 25 August 2006

In the implementation note in section 5.4.1.2.1 change:

One possible approach would be for the Downstream device to initiate a transition to the L1 state once the device has both its Receiver and Transmitter in the L0s state (RxL0s and TxL0s) for a set amount of time. Another approach would be for the Downstream device to initiate a transition to the L1 state once the link has been idle in L0 for a set amount of time. This is particularly useful if L0s entry is not enabled. Still another would be for the Downstream device to initiate a transition to the L1 state if it has completed its assigned tasks. Note that a component’s L1 invocation policy is in no way limited by these few examples.

C23. L1, L23_Ready Negotiation
PWG Approved 15 June 2006 – Release Date: 25 August 2006

Add an arc to Fig 5-1:
Errata for the PCI Express Base Specification, Revision 1.1

IN ADDITION TO ARC ADDED IN THE FIGURE ABOVE change the upper right hand text in the figure as shown here:

… also entered through Fundamental Reset, Hot Reset, or Link Disable Transmission by the …

In section 5.2, after fig 5-1 and the two examples, but before the paragraph describing Table 5-1, add:

The L1 entry negotiation (whether invoked via PCI-PM or ASPM mechanisms) and the L2/L3 Ready entry negotiation map to a state machine which corresponds to the actions described later in this chapter. This state machine is reset to an idle state. For a downstream component, the first action taken by the state machine, after leaving the idle state, is to start sending the appropriate entry DLLPs depending on the type of negotiation. If the negotiation is interrupted, for example by a trip through Recovery, the state machine in both components is reset back to the idle state. For the upstream component, this always means to go to the idle state, and wait to receive entry DLLPs. For the downstream component, this means go to the idle state and proceed to sending entry DLLPs to restart the negotiation.

In section 5.2, expand the first sentence after fig 5-1:

The L1 and L23 Ready entry negotiations happen while in the L0 state. L1 and L23 Ready are entered only after the negotiation completes. Link Power Management remains in L0 until the negotiation process is completed, unless LDn occurs. Note that these states and state transitions do not correspond directly to the actions of the Physical Layer LTSSM. For example in Fig 5-1, L0 encompasses the LTSSM L0, Recovery, and during LinkUp, Configuration states. Also the LTSSM is typically powered by main power (not Vaux), and so in both the L2 and L3 states will be unpowered.

At the end of section 5.3.2.1, after item 10, add:

Refer to Section 5.2 if the negotiation to L1 is interrupted.

Components on either end of a Link in L1 may optionally disable their internal PLLs …

At the end of section 5.3.2.3, add another major bullet:
Errata for the PCI Express Base Specification, Revision 1.1

- L2/L3 Ready entry transition protocol uses the PM_Enter_L23 DLLP. Note that the PM_Enter_L23 DLLPs are sent continuously until an acknowledgement is received or power is removed.
- Refer to section 5.2 if the negotiation to L2/L3 Ready is interrupted.

In section 5.4.1.2.1, at the end of the ASPM L1 Negotiation Rules, add another major bullet:

- The Upstream component must immediately respond to the request with either an acceptance or a rejection of the request.
  - If the Upstream component is not able to accept the request, it must immediately reject the request.
- Refer to section 5.2 if the negotiation to L1 is interrupted.

In section 5.4.1.2.1, expand the minor bullet of the 2nd major bullet of the ASPM L1 Negotiation Rules as follows:

If any TLPs become available from the Transaction Layer for transmission during the L1 negotiation process, the transition to L1 must first be completed and then the Downstream component must initiate a return to L0. Refer to section 5.2 if the negotiation to L1 is interrupted.

In section 5.4.1.2.1, expand the 2nd minor bullet of the 5th major bullet of the ASPM L1 Negotiation Rules as follows:

If the Downstream component for any reason needs to transmit a TLP on the Link, it must first complete the transition to the low power Link state. Once in a lower power Link state, the Downstream component must then initiate exit of the low power Link state to handle the transfer. Refer to section 5.2 if the negotiation to L1 is interrupted.

In section 5.4.1.2.1, expand the 5th major bullet of the “Rules in case of acceptance” as follows:

If the Upstream component needs, for any reason, to transmit a TLP on the Link after it sends a PM_Request_Ack DLLP, it must first complete the transition to the low power state, and then initiate an exit from the low power state to handle the transfer once the Link is back to L0. Refer to section 5.2 if the negotiation to L1 is interrupted.

C24. Retrain Link Bit Only Exists for Upstream Components
PWG Approved 29 June 2006 – Release Date: 25 August 2006

In Section 5.4.1.3.1., change:

PCI Express software updates the Common Clock Configuration bits in the components on both ends of each Link to indicate if those devices share the same reference clock and triggers Link retraining by writing 1 to the Retrain Link bit in the Link Control register of one of the Upstream Components.

C25. Definition of Completer
PWG Approved 19 Oct 2006 – Release Date: 8 Feb 2007

Change the following text as shown:

Terms and Acronyms
Completer

The logical device addressed by a Request. The Function that terminates or “completes” a given Request, and generates a Completion if appropriate. Generally the Function targeted by the Request serves as the Completer. For cases when an uncorrectable error prevents the Request from reaching its targeted Function, the Function that detects and handles the error serves as the Completer.

C26. ECRC Rules

PWG Approved 19 Oct 2006 – Release Date: 8 Feb 2007

Change the following text as shown:

2.2.3. TLP Digest Rules

If the device at the ultimate or an intermediate or destination PCI Express Receiver of the TLP does not support ECRC checking, the device Receiver must ignore the TLP Digest.

If the device at the ultimate destination Receiver of the TLP supports ECRC checking, the device Receiver interprets the value in the TLP Digest field as an ECRC value, according to the rules in Section 2.7.1.

2.7. Data Integrity

To ensure end-to-end data integrity detection in systems that require high data reliability, a Transaction Layer end-to-end 32-bit CRC (ECRC) can be placed in the TLP Digest field at the end of a TLP. The ECRC covers all fields that do not change as the TLP traverses the path (invariant fields). The ECRC is generated by the Transaction Layer in the source component, and checked (if supported) in the destination component by the ultimate PCI Express Receiver and optionally by intermediate Receivers. A Switch that supports ECRC checking must check ECRC on TLPs that are destined to a destination within-targeting the Switch itself. Such a Switch can optionally check ECRC on TLPs that it forwards. On all other TLPs that the Switch forwards, the Switch must preserve the ECRC (forward it untouched) as an integral part of the TLP, regardless of whether the Switch checks the ECRC or if the ECRC check fails.

2.7.1. ECRC Rules

Switches must pass TLPs with ECRC unchanged from the Ingress Port to the Egress Port.

If a device reports the capability to check ECRC, it must support Advanced Error Reporting (see Section 6.2).

If a device is enabled to check ECRC, it must do so for all TLPs received by the device including ECRC with ECRC.

Note that it is still possible for the device to receive TLPs without ECRC, and these are processed normally – this is not an error.

Note that a Switch may optionally perform ECRC checking on TLPs passing through the Switch. ECRC Errors detected by the Switch are reported as described in Table 6-4, but do not alter the TLPs’ passage through the Switch.

Receivers which support end-to-end data integrity checks report violations as an ECRC Error. This reported error is associated with the receiving port (see Section 6.2).
How the Receiver makes use of the end-to-end data integrity check provided through the ECRC is beyond the scope of this document. Intermediate Receivers are still required to forward TLPs whose ECRC checks fail. A PCI Express-to-PCI/PCI-X Bridge is classified as an ultimate PCI Express Receiver with regard to ECRC checking.

C27. Redundant Example in Section 2.2.6.2.

PWG Approved 19 Oct 2006 – Release Date: 8 Feb 2007

Change the following text as shown:

2.2.6.2. Transaction Descriptor – Transaction ID Field

... Functions must capture the Bus and Device Numbers supplied with all Configuration Write Requests (Type 0) completed by the function and supply these numbers in the Bus and Device Number fields of the Requester ID for all Requests initiated by the device/function.

Exception: The assignment of Bus and Device Numbers to the logical devices within a Root Complex, and Device Numbers to the downstream ports within a switch, may be done in an implementation specific way.

Note that the Bus Number and Device Number may be changed at run time, and so it is necessary to re-capture this information with each and every Configuration Write Request.

Example: When a device (or function of a multi-function device) receives a Type 0 Configuration Write Request, the device comprehends that it is the intended recipient of the Request because it is a Type 0 Request. The routing information fields of the Write Request include the recipient’s Bus Number and Device Number values (Figure 2-16). These values are captured by the device and used to generate the Requester and Completer ID field.

C28. Scope of TC Service Policy

PWG Approved 19 Oct 2006 – Release Date: 8 Feb 2007

Change the following text as shown:

2.2.6.6. Transaction Descriptor – Traffic Class Field

... The concept of Traffic Class applies only within the PCI Express interconnect fabric. Specific requirements of how PCI Express TC service policies are translated into policies on non-PCI Express interconnects or within Root Complex or Endpoints is outside of the scope of this specification.

C29. PM Messages and BDF/BD

PWG Approved 19 Oct 2006 – Release Date: 8 Feb 2007

Change the following text as shown:

2.2.8.2. Power Management Messages
Table 2-14: Power Management Messages

<table>
<thead>
<tr>
<th>Name</th>
<th>Code[7:0]</th>
<th>Routing r[2:0]</th>
<th>Support</th>
<th>Req ID</th>
<th>Description/Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>PM_Active_State_Nak</td>
<td>0001 0100</td>
<td>100</td>
<td>t r</td>
<td>r r</td>
<td>BDF&lt;sup&gt;1&lt;/sup&gt; Terminate at Receiver</td>
</tr>
<tr>
<td>PM_PME</td>
<td>0001 1000</td>
<td>000</td>
<td>All</td>
<td>BDF</td>
<td>Sent Upstream by PME-requesting component. Propagates Upstream.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>r t</td>
<td>t</td>
<td>If PME supported:</td>
</tr>
<tr>
<td>PME_Turn_Off</td>
<td>0001 1001</td>
<td>011</td>
<td>t r</td>
<td>r r</td>
<td>BDF Broadcast Downstream</td>
</tr>
<tr>
<td>PME_TO_Ack</td>
<td>0001 1011</td>
<td>101</td>
<td>r t</td>
<td>t</td>
<td>BDE&lt;sup&gt;2&lt;/sup&gt; Sent Upstream by-Endpoint Upstream Port. Sent Upstream by Switch when received on all Downstream Ports. See Section 5.3.3.2.1.</td>
</tr>
</tbody>
</table>

<sup>1</sup> Also permitted to be BD for compatibility with earlier revisions of this specification.

<sup>2</sup> Also permitted to be BDF for compatibility with earlier revisions of this specification.

5.6. Power Management System Messages and DLLPs

Power management Messages follow the general rules for PCI Express system Messages. Message fields follow the following rules:

Length field is reserved.

Attribute field must be set to the default values (all 0's).

Address field is reserved.

Requester ID - see Table 2-14 in Section 2.2.8.2.

PM_PME Message

Endpoints report their Upstream Link bus number and the device and function number where the PME originated.

All other devices report their Upstream Link bus and device numbers, and the function number must be zero.

Traffic Class field must use the default class (TC0).

C30. VC Capability Is Indeed Optional

PWG Approved 19 Oct 2006 – Release Date: 8 Feb 2007

Change the following text as shown:

7.11. Virtual Channel Capability
The PCI Express Virtual Channel (VC) capability is an optional extended capability that is required to be implemented by PCI Express Ports of devices that to support PCI Express functionality beyond the general purpose I/O traffic, i.e., the default Traffic Class 0 (TC0) over the default Virtual Channel 0 (VC0).

---

**C31. INTx Interrupt Status Clarification**

PWG Approved 14 Dec 2006 -- Release Date: 8 Feb 2007

In Table 7-4: Status Register, Change:

<table>
<thead>
<tr>
<th>Bit Location</th>
<th>Register Description</th>
<th>Attributes</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>Interrupt Status – When Set, indicates that an INTx emulation Message is pending internally to the Function. Note that INTx emulation interrupts forwarded by Root and Switch Ports from devices downstream of the Root or Switch Port are not reflected in this bit. Default value of this bit is 0b.</td>
<td>RO</td>
</tr>
</tbody>
</table>

---

**C32. Reserved Fields in “2” Registers**

PWG Approved 14 Dec 2006 -- Release Date: 8 Feb 2007

This Errata applies to the 1.1 + the Register Expansion ECN

Add text as shown below:

- **7.8.17. Device Status 2 Register (Offset 2Ah)**
  This section is a placeholder. There are no capabilities that require this register.
  This register must be treated by software as RsvdZ.

- **7.8.18. Link Capabilities 2 Register (Offset 2Ch)**
  This section is a placeholder. There are no capabilities that require this register.
  This register must be treated by software as RsvdP.

- **7.8.21. Slot Capabilities 2 Register (Offset 34h)**
  This section is a placeholder. There are no capabilities that require this register.
  This register must be treated by software as RsvdP.

- **7.8.22. Slot Control 2 Register (Offset 38h)**
This section is a placeholder. There are no capabilities that require this register.  
This register must be treated by software as RsvdP.

7.8.23.  **Slot Status 2 Register (Offset 3Ah)**

This section is a placeholder. There are no capabilities that require this register.  
This register must be treated by software as RsvdZ.

---

**C33. Device Status Register Error Detected Bit Typos**  
PWG Approved 14 Dec 2006 -- Release Date: 8 Feb 2007

7.8.5.  **Device Status Register (Offset 0Ah)**

<table>
<thead>
<tr>
<th>Bit Location</th>
<th>Register Description</th>
<th>Attributes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Correctable Error Detected – ...</td>
<td></td>
</tr>
<tr>
<td></td>
<td>For Functions supporting Advanced Error Handling, errors are logged in this register regardless of the settings of the Correctable Error Mask register.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>...</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Non-Fatal Error Detected – ...</td>
<td></td>
</tr>
<tr>
<td></td>
<td>For Functions supporting Advanced Error Handling, errors are logged in this register regardless of the settings of the Uncorrectable Error Mask register.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>...</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Fatal Error Detected – ...</td>
<td></td>
</tr>
<tr>
<td></td>
<td>For Functions supporting Advanced Error Handling, errors are logged in this register regardless of the settings of the Uncorrectable Error Mask register.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Default value of this bit is 0b.</td>
<td></td>
</tr>
</tbody>
</table>

---

**C34. D0active**  
PWG Approved 14 Dec 2006 -- Release Date: 8 Feb 2007

In 5.3.1.4.1:

Functions that are in D3hot may be transitioned by software (writing to their PMCSR PowerState
field) to the D0active initialized ...

C35. Assorted

PWG Approved 30 Nov 2006 -- Release Date: 8 Feb 2007

Note: There were discussed piecemeal and approved as a bunch in the PWG meeting 30 Nov 2006

-------------

6.1.8. Operating System Power Management Notification

In order to maintain compatibility with non-PCI Express-aware system software, system power management logic must be configured by firmware to use the legacy mechanism of signaling PME by default. PCI Express-aware system software must notify the firmware prior to enabling native, interrupt-based PME signaling. In response to this notification, system firmware must, if needed, reconfigure the Root Complex to disable legacy mechanisms of signaling PME. The details of this firmware notification are beyond the scope of this specification, but since it will be executed at system run-time, the response to this notification must not interfere with system software. Therefore, the firmware must not write to system available memory or I/O, or the Configuration Space headers of any PCI device Function.

Therefore, following control handoff to the operating system, firmware must not write to available system memory or any PCI Express resources (e.g., Configuration Space structures) owned by the operating system.

-------------

Status reg:

Signaled Target Abort – See Section 7.5.1.7.
This bit is Set when a Function completes a Posted or Non-Posted Request using as a Completer Abort Completion Status error. This applies to a Function with a Type 1 Configuration header when the Completer Abort was generated by its Primary Side.

**Secondary Status reg:**

**Signaled Target Abort** – See Section 7.5.1.7.

This bit is Set when the Secondary Side for Type 1 Configuration Space header Function (for Requests completed by the Type 1 header Function itself) completes a Posted or Non-Posted Request using as a Completer Abort Completion Status error.

### 6.4. ACS Violation Error Handling:

... When an ACS Violation is detected, the ACS component that operates as the Completer\(^6\) must do the following:

For Non-Posted Requests, the Completer must generate a Completion with a Completer Abort (CA) Completion Status.

The Completer must log and signal the ACS Violation as indicated in Figure 6-2. Note the following:

- Even though the Completer uses a CA Completion Status when it sends a Completion, the Completer must log an ACS Violation error instead of a Completer Abort error.

- If the severity of the ACS Violation is non-fatal and the Completer sends a Completion with CA Completion Status, this case must be handled as an Advisory Non-Fatal Error as described in Section 6.2.3.2.4.1.

- The Completer\(^6\) must set the Signaled Target Abort bit in either its Status register or Secondary Status register as appropriate.

\(^6\) Similarly, if the Request was Non-Posted, when the Requester receives the resulting Completion with CA Completion Status, the Requester must set the Received Target Abort bit in either its Status register or Secondary Status register as appropriate. Note that for the case of a multi-Function device incurring an ACS Violation error with a peer-to-peer Request between its Functions, the same Function might serve both as Requester and Completer.

-------------

Section 7.11.7, p. 555, VC Enable bit description:

**VC Enable** - ...

Software must use the VC Negotiation Pending bit to check whether the VC negotiation is complete. When VC Negotiation Pending bit is cleared, a 1b read from this VC Enable bit indicates that the VC is enabled (Flow Control initialization is
completed for the PCI Express Port); a 0b read from this bit indicates that the Virtual Channel is currently disabled.

----------------

**PCIe Cap reg:**

**Device/Port Type** – Indicates the specific type of this PCI Express Function. Note that different Functions in a multi-Function device can generally be of different types.

Defined encodings are:

- 0000b PCI Express Endpoint
- 0001b Legacy PCI Express Endpoint
- 0100b Root Port of PCI Express Root Complex*
- 0101b Upstream Port of PCI Express Switch*
- 0110b Downstream Port of PCI Express Switch*
- 0111b PCI Express-to-PCI/PCI-X Bridge*
- 1000b PCI/PCI-X to PCI Express Bridge*
- 1001b Root Complex Integrated Endpoint
- 1010b Root Complex Event Collector

*This value is only valid for Functions that implement a Type 01h PCI Configuration Space header.

All other encodings are reserved.

Native PCI Express Endpoints that do not require I/O resources for correct operation indicate a Device/Port Type of 0000b; such Endpoints are permitted to request I/O resources (through BARs) for legacy boot support but system software is allowed to close requested I/O resources once appropriate services are made available to device specific software for access to device specific resources claimed through memory BARs.

Legacy PCI Express Endpoints that require I/O resources claimed through BARs for run-time operations indicate a Device Type of 0001b.

Extended Configuration Space Capabilities, if implemented on legacy PCI Express Endpoints, are permitted to be ignored by software.

Note that the different Endpoint types have notably different requirements in Section 1.3.2. regarding I/O resources, Extended Configuration Space, and other capabilities.
C36. Unexpected Completion Sometimes Function-Specific

PWG Approved 8 Feb 2007 -- Release Date: 8 Feb 2007

In 6.2.4. Error Logging:

The following PCI Express errors are not Function-specific:

... 

• Unexpected Completion, when caused by no Function claiming a Completion

---- end of errata ----