Supporting Quotes for the PCIe® 6.0 Specification

Arm
“The next era of computing relies on industry participation and PCIe technology is a great example of how community-defined standards can benefit a diverse compute ecosystem. Arm is pleased to see the release of the PCIe 6.0 specification and looks forward to the benefits it will add to the performance, scalability and security enhancements of the Arm architecture.”

~ Andrew Rose, Chief System Architect and Fellow, Arm

Astera Labs
“PCI Express 6.0 technology unlocks up to 256 GB/s bidirectional in a x16 configuration and will rapidly emerge as the connectivity backbone for next-generation servers with its incredible jump in bandwidth. Astera Labs is proud to collaborate with PCI-SIG to develop the new specification and primed to support the industry’s transition to PCIe 6.0 interconnects with purpose-built connectivity solutions that take full advantage of the new performance boost.”

~ Casey Morrison, VP of Products, Astera Labs.

BitifEye Digital Solutions
“PCI Express architecture has always demonstrated the ability to reliably integrate cutting edge technology to achieve higher speeds. The new PCI Express 6.0 standard, with its game-changing approach to PAM4 signaling and smart error correction that reduces FEC latency is further proof. Contributing to the standard is a company-wide source of pride.”

~ Hermann Stehling, CTO, BitifEye Digital Solutions

Cadence
“PCI-SIG’s announcement of the PCI Express 6.0 specification is a milestone in the evolution of the protocol that brings together PAM4 and NRZ technology to address the continually increasing demands of our hyperscale and intelligent applications in our data-centric world. As a contributor to the PCI Express 6.0 specification, Cadence supports the PCIe 6.0 specification release with complete high-quality PHY and controller IP and our verification IP. This comprehensive Cadence offering allows customers to get to market with a robust, high-performance solution while lowering risk and reducing development costs.

~ Rishi Chugh, Vice President, Product Management in the IP Group, Cadence
**Delkin Devices**

“New speeds offered by the PCIe 6.0 specification will move massive amounts of data needed for autonomous vehicles, drones, medical devices and data-intensive AI applications.”

~Tony Diaz, Product Manager, Delkin Devices Inc.

**Epson America**

“Epson is proud to be a part of PCI-SIG and a contributor to the development of PCI Express 6.0 specification. Data traffic continues to grow exponentially and the PCIe 6.0 specification’s 64GT/s bandwidth and PAM4 signal transmission meet the industry’s needs. With low noise timing products, Epson stands ready to help as our customers determine their timing needs in support of this new standard.”

~Chris McCormick, Director of Product Management, Epson America

**Intel**

“Intel believes that open standards foster platform innovation, create healthy ecosystems and accelerate market growth. As a founding promoter of PCI Express architecture, we are fully supportive of the newly released PCIe 6.0 specification. PCIe 6.0 technology doubles the bandwidth to 1Tb/s/direction from previous generations while improving power efficiency and lowering latency in a cost-effective, fully backwards compatible and high-volume manufacturing friendly manner. These are critical attributes for its continued deployment across the entire compute continuum from hand-held to HPC to servers.”

~Dr. Debendra Das Sharma, Intel Senior Fellow and Chief Architect, I/O Technology & Standards, Intel Corporation and Member of PCI-SIG Board of Directors

**Marvell**

“With working data sets increasing at a staggering rate for applications including artificial intelligence, machine learning and real-time databases, the PCIe 6.0 specification will facilitate faster and lower latency data transfers. We’re delighted to push the industry forward with PCIe 6.0 technology across our compute, networking, storage, electro-optics and security portfolio.”

~Sandeep Bharathi, Executive Vice President, Central Engineering, System-on-Chip Group, Marvell

**Primesoc Technologies**

"The PCIe 6.0 specification, which can negotiate either Flit and non-Flit mode, provides backwards compatibility, which means all existing PCIe devices in the current ecosystem still continue to operate in the same manner as before when connected to PCIe 6.0 technology components. Retrying at Flit level gives designers flexibility to avoid integrity checking at per TLP level and thereby boost
performance. The PCIe 6.0 specification is a breakthrough specification to cater for current and future bandwidth and low latency requirements of the ecosystem."

~Priya Abraham, Operations, Primesoc Technologies

Rambus

“Many of today’s cutting-edge applications, such as HPC, cloud computing and AI, need unprecedented amounts of memory and bandwidth to continue improving performance. That’s what makes PCI-SIG’s PCI Express 6.0 specification such an important advancement. By providing 64 GT/s high-performance bandwidth, the PCI Express 6.0 architecture will allow businesses to achieve new levels of performance and capabilities for their datacenter workloads that were previously out of reach.”

~Scott Houghton, GM of Interface IP, Rambus

Samtec

“The 64 GT/s performance resulting from the groundbreaking PCI Express 6.0 specification shatters throughput bottlenecks in AI, HPC, cloud, gaming, storage and networking applications. As a long-time PCI-SIG member and contributor, Samtec is excited for PCI-SIG’s achievement and the growing PCIe technology ecosystem. Samtec's portfolio of connectors and cables assemblies supports PCIe signal paths, and its global team of signal integrity specialists, final inch support, and online design tools enable implementation of PCIe 6.0 technology.”

~Brian Vicich, CTO/VP of Engineering, Samtec

Synopsys

“As an active member of the PCI-SIG for more than a decade, Synopsys has been driving the development and adoption of the PCI Express standard across many generations, including the PCIe 6.0 specification. By providing a complete PCIe 6.0 controller, PHY and verification IP solution with support for IDE security, Synopsys enables the integration of this new specification into SoCs.”

~John Koeter, Senior Vice President of Marketing and Strategy for IP, Synopsys

Teledyne LeCroy

“Teledyne LeCroy has worked closely with the PCI-SIG since its inception to align our protocol and physical layer test equipment roadmaps with new generations of PCI Express specifications. We are excited about continuing this support as the industry moves forward with PCI Express 6.0 technology development at the newly defined 64 GT/s speed. You can count on us to deliver innovative electrical and protocol analysis tools to support all stages of development, including silicon, host systems and devices, to enable rapid adoption of this exciting technology.”

~Kevin Prusso, Vice President and General Manager, Teledyne LeCroy
“VIAVI looks forward to continually working with the PCI-SIG with Gold Suite Testing as we further advance the state-of-the-art to PCIe 6.0 specification speeds in the coming year.”

~Tom Fawcett, Vice President and General Manager, Lab and Production, VIAVI