

## PCI Express<sup>®</sup> 4.0 Electrical Previews

#### Dean Gonzales Advanced Micro Devices



Copyright © 2015, PCI-SIG, All Rights Reserved





The information in this presentation refers to specifications still in the development process. This presentation reflects the current thinking of various PCI-SIG® workgroups, but all material is subject to change before the specifications are released.





- PCIe<sup>®</sup> 4.0 Motivation & Overview
- PCIe Channel Description
- Transmitter
- Receiver
- Reference Clock & SRIS
- Design & Simulation

# PCIe 4.0 Motivations and Assumptions



- We continue to see a requirement to increase PCIe bandwidth
  - ✓ Networking, Storage, High Performance Computing
- Motivations for PCIe 2.x->3.0 apply equally for 3.0->4.0
- Eco-system impact of a new generation drives requirement for ≥2x increase in delivered bandwidth
- Desirable to extend PCIe 3.0 infrastructure and PHY architecture for another generation
  - Moving to a new infrastructure such as electrical or optical waveguides likely breaks backwards compatibility
  - ✓ Highly desirable to preserve current usage models
  - With incremental improvements 3.0 PHY architecture is capable of higher data rates
- CEM form factor is the most important usage model of PCIe
  - Can be extended another generation with incremental improvements





- Key attributes of PCIe 4.0
  - ✓ 16 GT/s, using scrambling, same as 8GT/s
  - ✓ Maintains backward compatibility with installed base of PCIe devices
  - ✓ Limited channel reach: approx. 12" one connector
  - ✓ Longer channels require retimers or lower loss channels
- New features
  - ✓ Uniform spec methodology applied across all data rates (as possible)
  - ✓ Support for independent Refclk clocking mode with SSC (SRIS)
  - Integration of Retimer ECN
- This presentation focuses on items adopted in the 0.5 specification
  - ✓ Transmitter
  - ✓ Reference Clock
  - Retimer
  - Receiver
  - Channel





### Channel





- Most widely adopted PCIe implementation
  - CEM spec sets limits and compliance measurement boundaries
- ✓ Client CEM
  - Short/medium (3-12"), reflection and crosstalk dominated
- ✓ Server CEM
  - Medium/long (20") loss dominated



# Channel Loss Characteristics



- Package substrate & PCB loss per inch model used for channel study
  - ✓ Tan delta [0.015 to 0.025]
  - Copper conductivity & roughness
  - Temperature & humidity variation
- PCIE3 CEM cal channel RH & temp variation measurement @ 8GHz
  - ✓ 12.5" Riser
  - 4" Mainboard
  - ✓ 2" CLB







### **Time & Frequency Domain Response**



- Impedance discontinuities apparent in TDR response
- Frequency domain response shows complex die-channel interaction



# PCIe Connector/Card Enablers

- CEM connector performance criteria for 16GT/s
  - Any hardware change must preserve backwards compatibility for all data rates (2.5, 5, 8, & 16 GT/s)
  - Continue to enable standard plated thru-hole configurations



PCI-SIG Developers Conference

Copyright © 2015, PCI-SIG, All Rights Reserved



Full-wave connector model s-parameters analyzed in SEASIM. Note: connector performance boundary is top surface of PCB.



# **PCIe Connector/Card Enablers**

#### Plated-thru hole connector

- Resonance near 8GHz causes excessive crosstalk & reflection
- Agreement between model and measurement
- Connector fixture de-embedding reference plane is PCB topside







# **Channel Recommendations**

- The CEM form factor is the most important usage model for PCIe
  - Can be extended by another generation with improvements to CEM connector launch
- Current CEM channels are electrically very complex beyond 8GT/s
  - Discontinuities and crosstalk from packages, sockets, vias, etch, coupling capacitors, CEM connector
  - Non-monotonic frequency domain behavior yields unpredictable data rate scaling
- To extend current infrastructure requires enabling SIG membership to design and build 'cleaner' channels
  - ✓ Tuning via launches, minimizing layer transitions, careful layer choices
  - For longer reach channels, back-drilling, lower loss materials and repeaters/re-timers will be required
- Target max length PCIe 3.0 (8 Gb/s) server channel is ~20" with 1 or 2 connectors
- Path finding for 16GT/s shows ~12" with 1 connector

SIG

### Frequency Domain Channel Parameters



#### Normative

Informative



PCI-SIG Developers Conference

Copyright © 2015, PCI-SIG, All Rights Reserved





### Transmitter



# **Transmitter Specification**

#### Preset definition

SIG

✓ Retain P0-P10 with same definition as PCIe 3.0 at 8GT/s

#### Package loss (ps21TX)

✓ Informative for root complex devices, normative for AIC devices

#### Architecture Specific Post Processing

 Embedded vs. non-embedded, Common vs. Independent Refclk architectures

#### Jitter parameters

- ✓ Applied uniformly for all four data rates
- Number of normative parameters reduced
- Informative parameters added
- Return Loss extended up to 8GHz
  - ✓ Same limits as at 4.0 GHz
  - T-coils likely required to meet limits





CEM Spec Defines Tx Requirements for Chip + Interconnect

> No Separate Tx Chip Or Interconnect Only Requirements.



#### Summary of Base vs. CEM Differences for Tx Testing

- CEM Tx Testing is at the end of the CEM reference channel
  - Eye can already be closed at CEM connector with long channel motherboards
  - Waveform-based test with reference equalizer application in postprocessing was chosen as the only option to asses overall Tx interoperability of channel plus silicon
- CEM Tx test is an eye test @ BER ≤10<sup>-12</sup> after applying the reference equalizer
  - No jitter decomposition beyond Rj/Dj due to end of channel reference point
- CEM Tx eye test only required to pass with "best" preset

#### Summary of Base vs. CEM Differences for Tx Testing



- Motherboard Tx test is done with real motherboard clock (not a clean/lab reference clock)
  - Do not want to add cost/complexity and require a motherboard to provide method for external clock source
  - ✓ Want a method that can test real, off-the-shelf motherboards
- Motherboard Tx test is done by sampling data lane under test and 100 MHz reference clock simultaneously (dual port methodology)
- Explore consistency between Base (4.0) and CEM (4.0)
  - Specified/Recommended measurement/calibration method for eye after reference equalizer
  - ✓ Study possible test/reference channel commonality





### Receiver



# **Receiver Specification**

- Stressed eye methodology applied to all data rates
  - ✓ Stressed jitter and voltage as a single test
- Calibration channel defined by data rate dependent mask
  - Current direction to make variable at 16GT/s
  - Minimize Rj/Sj/DM variation across different set-ups
- Separate Root Complex and AIC behav pkg models
- Behavioral Rx equalization data rate dependent
  - ✓ 2.5 and 5.0G: none
  - ✓ 8.0 and 16.0G: CTLE and DFE (8G: 1 tap, 16G, 2 taps)
- Eye height minimum reduced to 15mV for 16G

SIG





#### **Receiver Linear Qualizer**



#### **EQ Tuning – High Loss** SIG **Two Connector Server**





-0.5

1.0 2

-2.0

ed pulse

vict

0 –1.5 es

PCI-SIG Developers Conference

0.5

pwrj=0.50ps pwog=2.0 Ifrj=1.00ps Ifddj=3.5ps 188mV UTJ=19.85ps

141mV

94mV

47mV

0mV

-47mV

-94mV

-141mV

-188mV

85

80

75 70

65

60

110

100

90

80 70

60

50

0.0

1.0

1.0

1.5

1.5

2.0

2.0

Copyright © 2015, PCI-SIG, All Rights Reserved

#### EQ Tuning – Low Loss Two Connector Server





job=12L sline 2conn FOM-width loloss



2CI

SIG











## Reference Clock



# Refclk Specifications

- Architecture independent parameters
- Architecture dependent parameters
  - Common Clock (CC) and Independent Reference Clock (IR) filter functions
    - IR with SSC (SRIS) defined in 3.0 ECN and 4.0 specification
  - Explicit listing of all combinations of PLL and CDR limits that need to be evaluated
- Normative limits for CC
- Informative limits for IR (may be removed)
- A PHY may support one or more modes

#### Architecture Independent Parameters



- Note that T<sub>SSC\_MAX\_PHASE\_SKEW</sub> is no longer defined
- There is now an explicit freq vs. amplitude mask for SSC profile phase jitter

Symbol	Description	Limits	Units	Notes
F <sub>REFCLK</sub>	Refclk Frequency	99.97 (min), 100.03 (max)	MHz	
F <sub>SSC</sub>	SSC frequency range	30 (min), 33 (max)	KHz	
T <sub>SSC-FREQ-</sub> DEVIATION	SSC deviation	-0.5 (min), 0.0 (max)	%	
T <sub>TRANSPORT-DELAY</sub>	Tx-Rx transport delay	12 (max)	Nsec	1
T <sub>SSC-MAX-FREQ-</sub> SLEW	Max SSC df/dt	1250	ppm/usec	2

#### Low Frequency Reference Clock Jitter Limits (Mask)



PCI-SIG Developers Conference

#### Copyright © 2015, PCI-SIG, All Rights Reserved





Copyright © 2015, PCI-SIG, All Rights Reserved





#### Refclk Topologies (cont.) IR Reference Clock



- Incorrect for Clock Test Options to fix
  - ✓ X1(s)H1(s)\*H3(s) < .7 ps (.5 ps in ECN)</p>
    - 8 GT/s (same as SRIS ECN) and 16GT/s
  - ✓ Define reference worst case  $H_2(s)$

# SRIS/IR Reference Clock Test

- Currently informative in 4.0
- Pessimistic assumes worst case specification compliant model PLL transfer function
- Difficult to meet for current discrete clock chips even with improved model CDR
- Should 100 MHz frequency be required/implied for a SRIS/IR only implementation?
- Reference clock test not specified by other standards with similar PHY architectures
  - ✓ USB 3.0, 3.1, SATA
- Current direction to remove altogether for SRIS/IR Mode
  - Allow maximum implementation PLL/Transmitter trade-off







# Separate Reference Clocks with Independent SSC (SRIS)



#### Inexpensive Cabling & Independent SSC Reference

- Previous spec releases did not support independent reference clocks with spread spectrum
  - Estimated cable cost with integrated reference clock transmission line ~\$1; double the cost of a common SATA cable
- SRIS released in PCIe Base Spec 3.0 ECN
  - 1) Larger elasticity buffer requirement
  - 2) Increased insertion frequency of SKIP ordered sets
  - 3) CDR transfer function spec changes; no impact to transmitter or reference clock requirements
  - 4) Second ECN updates Model CDRs
  - 5) Introduces terms for Separate Refclk Modes of Operation
    - 5600ppm (New SRIS) and 600ppm (Existing SRNS)
- Creates new form factor opportunities for PCIe
  - SATA Express: Connector for PCIe SSD compatible with SATA
  - Lower cost external cabled PCIe

#### Example of PCIe Cable



#### 4.0 SRIS/IR Model CDRs (First 3.x ECN CDR)



For bitrate 2.5GT/s & 5GT/s:

$$H(s) = \frac{s^2}{s^2 + s \zeta \omega_o s + \omega_o^2}; \ \zeta = \frac{1}{\sqrt{2}};$$

if SRIS 2.5GT/s:  $\omega_o = 1.5$ MHz \*  $2\pi$ elif SRIS 5GT/s:

 $\omega_o = 5 \text{MHz} * 2\pi$ 

For bitrate 8GT/s & 16GT/s:

$$H(s) = \frac{s^2}{s^2 + sA + B} * \frac{s^2 + 2\boldsymbol{\zeta}_2 \omega_o s + \omega_o^2}{s^2 + s\boldsymbol{\zeta}_1 \omega_o s + \omega_o^2}$$

$$\boldsymbol{\zeta}_{1} = rac{1}{\sqrt{2}}$$
;  $\boldsymbol{\zeta}_{2} = 1$ ;  $\omega_{o} = 10^{7} * 2\pi$ 

if SRIS 8GT/s:  $A = 1e^7 * 2\pi$  $B = 2.2e^{12} * (2\pi)^2$ 

elif SRIS 16GT/s:  $A = 9.5e^{6} * 2\pi$  $B = 4.36e^{12} * (2\pi)^{2}$ 

Copyright © 2015, PCI-SIG, All Rights Reserved





# **Design & Simulation**



# **Channel Simulation**



PCI

SIG





Tool Improvements Needed

- Channel response at >8GHz is affected by large number of features in the channel
  - Pre-layout evaluation of topology choices is a complicated multi-dimensional problem
  - Need to be able to quickly build and test many different options
  - Large number of HVM permutations need to be evaluated to determine robustness of solution
- Seasim has been enhanced to allow EWG members to efficiently evaluate these options
  - Once validated this tool will be made available to the PCI-SIG membership for 4.0 channel compliance



- Addition of a GUI form based interface
  - Underlying config file interface to seasim is unchanged
  - ✓ A simple form based dialogue tool added
  - Tab based interface to group config controls by context
  - ✓ Ability to save and load configurations
  - Launch (and kill) seasim from GUI
- Touchstone channel modeling
  - A set of touchstone files can be cascaded to form die-pad to die-pad channel
  - A vector of left hand and right hand ports define connections between S-parameters
  - ✓ Rx port and set of Tx ports define step responses to be generated
  - ✓ Tx amplitude and Gaussian bandwidth can be specified
  - ✓ Addition of a PCIe 4.0 include file for simulation conditions

# Seasim Channel



- Allows whatif analysis on the channel components by changing the touchstone files that are concatenated together for the channel
- Different analyses can be selected as the channel is 'tuned'
- Either a pre-saved config can be loaded or the pciegen4.inc for normal sim conditions
- The other tabs allow simulation conditions to be changed from the default config

PCI-SIG Developers Conference

<u>.</u> s	easir	m-0.	51 - client-chanr	nel.sea (roo	ot_dir: C:\hw\	PCIE4\Gen4-channe	els)				×	
File	Inc	clud	e									
Mai	n	S-F	Parameters Jitt	er/Noise	Equalizers	Step Responses	Configuration	Sweep				
Use	touc	hsto	one files	<b>V</b>		Plot S-p	arameters		<b>V</b>			
Plot	TDR	t l		<b>V</b>		Plot Ste	ps					
Stat	istica	al Ey	/e		Measure EIEOS							
Mea	sure	PS	21TX		Show plots							
Job	nam	е										
Step	res	pon	se relative path	step_res	ponses							
Base	e nai	me t	for step									
S-pa	aram	nete	r relative path	S-param	eters							
	#	N	-		Touc	hstone files			Input Ports	Output Ports		
1		1	Root Package						range(1.7)	• range(7.13)	-	
2		1	cans/cans_shu	nt 0.15pE	s12n				range(1.7)	range(7,13)	=	
3	1	1	tcoil/tcoil-od10	8um.s12p					range(1.7)	range(7,13)		
4	1	1	pka etch/etch	pka sline	z80 loloss	0mm.s12p			range(1,7)	range(7,13)		
5	7	1	pkg_etch/etch	pka sline	z80 loloss	10mm.s12p			range(1.7)	range(7,13)		
6	1	1	caps/caps shu	nt 0.20pF	.s12p				range(1.7)	range(7,13)		
7	1	1	socket/G34 skt	.s38p	[1.3.4.7.8.11] [20.22.23.26.2							
8	H	1	Motherboard									
9		1	pinescape-via/4	4layer_pin	escape_top2	2bot.s12p			range(1,7)	range(7,13)		
10		1	pcb_ustrip/etch	ustrip_s	5_z70_hiloss	_0.30inch.s12p			range(1,7)	range(7,13)		
11	•	1	pcb_ustrip/etch	_ustrip_s	30_z70_hilos	ss_0.00inch.s12p			range(1,7)	range(7,13)		
12		1	nch uctrin/otch	uctrin c	20 770 hilos	e 1 Minch e17n			range(1 7)	range(7.13)	<b>T</b>	
Unit	inte	rval	in secs	1/16e9	# Time i	in secs						
Tota	al nu	mbe	er of channels	3								
						Run				Sto	р	
Set	tina:	isi	xtalk_ratio=2	# F	Ratio vpt to r	max ISI and Xtalk	magnitude (divi	isible by 2 o	r 1)	Image: Control of the second state		
Setting: write_prob=False												
Setting: job_name=												
Set	ting:	wr	ite_log=1 rue	# Dicah	lo DE adant:	ation						
Set	ting:	#5	weep_yfilters=[	, DisdL	ne be duapa							
Set	ting:	ps2	21tx_eqstep=Fa	lse								
Set	ting:	ste	p_path=step_re	sponses								
Set	ung: ting:	piu Iti	gin= sten=									
Set	ting:	del	bug_level=0x0									
Set	ting:	tst	one_path=S-par	ameters							-	
<u> </u>												





- At 16GT/s small changes in the channel have a big impact on eye opening
  - An end-end reflection peaks and nulls when flight time changes by 62.5ps or ~0.42"
  - Impedance variations between motherboard and add-in card introduce low frequency reflections that interact with the adapted EQ solution
  - Different root complex package responses vary significantly
  - Topology differences between top and bottom microstrip routing impact reflections
  - Different connector models impact channel reflections
- To capture solution space sensitivity channel parameters can be swept using seasim
  - ✓ Set of component touchstone files built
  - ✓ Seasim sweep capability allows large number of cases to be studied
    - In this example ~15,000 cases tested

# Seasim HVM Sweep



- Seasim can be used to define HVM sweeps
- The channel model can be swept to represent manufacturing variations of impedance or loss
- To consider the impact of different PCB layout the length of different channel segments can be swept
- Seasim will launch jobs in parallel then collect results and plot them

Eile S	easir	m-0.51	L - client-cł	hannel.sea	(root_	dir: C:\hw\F	PCIE4\Gen4	-channels)							×
Mai	n	S-Pa	rameters	litter/Noi		walizore	Ston Rosn	onses Con	figuration	Sween					
ma	. 1	510	indiffeters	Jitter/1401		Judiizers	этер кезр		nguration						
	#	SG	token			00	01	02	03	04	05	06	07	08	-
1			Motherboard												-
2	-	1	tstone_ports, 11			0.00inch	0.10inch	0.20inch	0.30inch	0.40inch	0.50inch	0.60inch	0.70inch	0.80inch	=
3	-	2	tstone_ports, 12		1.00inch	4.00inch	10.00inch								
4	✓	3	tstone_po	rts,10,11,	12,14	z70	z100								
5	✓	4	tstone_po	rts,10,11,	12,14	hiloss	loloss								
6			Root Pack	age											
7	-	5	tstone_po	rts,4		0mm	1mm	2mm	3mm	4mm					
8	•	6	tstone_po	rts,5		10mm	15mm	20mm	25mm						
9	•	7	tstone_po	rts,4,5		loloss	hiloss								
10	✓	8	tstone_po	rts,4,5		z80	z90								
11			EP Packad	<i>1e</i>											Ŧ
							-							r	
Swe	ep b	oase r	name		root-p	okg-sweep	2								
Con	curre	ent si	ms, jobs pe	er sim	2										
R	n sv	veen	iobs												
			J000												
Kil	l run	ining	jobs												
Ch	eck	job s	tatus												
List	of S	weep	Groups for	r x axis	[5,6]										
Dict	onai	ry of '	'variable":I	imit	{	_pk_il':-4,	'sp_pk_rxr	l':-4, 'sp_pk	_snr':20}						
List	of aı	nded	text filters	for y axis	[]										
Use sweep text for plot labels															
Plo	ot sv	veep	results												
De	lete	logs													
															*
4														h.	Ŧ
<u> </u>															

### Example Client Channel Simulation





# Client Channel HVM Sweep



- Variables swept:
  - Motherboard:
    - Length: 1-11"
    - Impedance 70/100ohm
  - ✓ Root package
    - Length 10-30mm
    - Impedance 80/90ohm
    - Loss hi/lo
  - ✓ EP package
    - Length 10/30mm
    - Impedance 80/90
    - Loss hi/lo
  - ✓ AIC etch
    - 70/90
- 15,360 cases

PCI-SIG Developers Conference





## Thank you for attending the PCI-SIG Developers Conference Israel 2015.

#### For more information please go to <u>www.pcisig.com</u>