Latest Posts
With the widespread adoption of compute-intensive workloads – such as artificial intelligence and machine learning – in enterprise and cloud data centers, high-speed, low-latency interconnects like PCI Express® architecture are required to connect high-performance nodes.
- Standards & Compliance
- PCIe 4.0
- PCIe 5.0
- PCIe retimers
- PCIe redrivers
- PCIe 5.0 specification
At this year’s Open Compute Project Global Summit in San Jose on March 4 -5, attendees will have the opportunity to learn how PCI Express® (PCIe®) specifications enable OCP systems today and how newer versions of
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe 5.0
- PCI Express 5.0
- PCIe 4.0
- PCI Express 4.0
- OCP Summit
- Open Compute Project
The SD Association (SDA) recently announced SD Express, which adds the PCI Express® and NVMe™ interfaces to the SD interface. The PCIe® interface delivers transfer rates up to 985 megabytes per second (MB/s) and supports backward compatibility with existing SD hosts.
- Standards & Compliance
- PCI-SIG
- SD Association
- SD Express
- NVMe
- PCIe 3.0
- PCI Express 3.0
PCI-SIG® is proud to announce that we have established a working relationship with DMTF to simplify hardware management.
- Standards & Compliance
- PCIe
- PCI Express
- PCI-SIG
- DMTF
- Redfish
- PCIe Security
PCI Express® – also known as PCIe – used to get a bad rap for being power hungry on servers and PCs. But I’m happy to say that this is no longer the case. Are you aware that PCIe today is extremely power efficient with built-in low power features?
- Systems & Applications
- PCI-SIG
- PCI Express 3.0
- PCIe 3.0
- PCIe Latency
- PCIe low power
I recently attended the OCP Summit for the first time and I was impressed by the size of this growing event. The San Jose Convention Center was packed with industry experts – all eager to discuss how to move the Open Compute Project (OPC) forward.
- Systems & Applications
- PCI-SIG
- OCP Summit
- Open Compute Project
- PCIe 4.0
- PCI Express 4.0