Latest Posts
Author’s Note: This blog discusses new functionality introduced in the PCIe 6.0 specification, but please note that subsequent revisions have been published. Developers should always work from the latest revision to ensure they see all specification errata.
- PCI Express Specification
- PCI Express 6.0 Specification
- PCIe 6.0 specification
- PCI Express 6.0
- PCIe 6.0 FEC
- PCIe PAM4
- PCIe L0p
- PCIe low power
Author’s Note: This blog discusses new functionality introduced in the PCIe 6.0 specification, but please note that the PCIe 6.0.1 and PCIe 6.1 specification revisions have been published.
- PCI Express Specification
- PCI Express 6.0 Specification
- PCIe 6.0 specification
- PCI Express 6.0
- PCI Express 6.0 Forward Error Correction
- PCIe 6.0 FEC
- FLIT Mode
PCI-SIG® is excited to invite members back to our annual PCI-SIG U.S. Developers Conference (DevCon) in the Santa Clara Convention Center in Santa Clara, CA from June 13-14.
- PCI-SIG Membership
- Developers Conference
- PCI-SIG DevCon
- PCI-SIG
- PCI-SIG Membership
The PCI-SIG® Members Forum is a resource for members to ask a variety of technical questions about PCI Express® (PCIe®) specifications and applications.
- PCI-SIG Membership
- PCI-SIG
- PCI-SIG Work Groups
- PCI Express compliance
- PCIe Specification
- PCIe Technology
In 2022, PCI-SIG® introduced PCI Express® (PCIe®) 5.0 Compliance Testing to members. PCIe 5.0 specification official testing includes a maximum link speed of 32 GT/s.
- Standards and Compliance
- PCI Express 5.0
- PCI Express compliance
- PCIe 5.0 Compliance
- PCI-SIG Compliance
The PCI-SIG® Developers Conference returned to Taipei, Taiwan for the first time since 2019 on Feb. 20-21 at the Taipei Marriott Hotel. With 674 total attendees, it was the highest-ever turnout for a DevCon.
- Standards and Compliance
- Developers Conference
- PCI-SIG DevCon
- PCI-SIG Compliance
- PCI-SIG Integrators List
Around the World with PCI-SIG: Join Us at the 2022 International DevCons
By Richard Solomon, PCI-SIG Vice President and Developers Conference Chair
- Standards and Compliance
- Developers Conference
- PCI-SIG DevCon
- PCI-SIG
- PCI-SIG Membership
By Scott Knowlton and Mihaela Erler, PCI-SIG MWG Co-Chairs
- Standards & Compliance
- Developers Conference
- PCI-SIG DevCon
- PCI-SIG
- PCI-SIG Membership
The PCI-SIG® Board of Directors honored three individuals for their years of service and contributions to the development and expansion of PCI Express® (PCIe®) technology during the PCI-SIG US DevCon 2022 on June 21-22 in
- Standards & Compliance
- Developers Conference
- PCI-SIG DevCon
- PCI-SIG
- PCI-SIG Membership
During the PCI-SIG® US DevCon 2022, the PCI-SIG Board of Directors surprised two individuals for their years of service and contributions to the development and expansion of PCI Express® (PCIe®) technology.
- Standards & Compliance
- Developers Conference
- PCI-SIG DevCon
- PCIe 6.0
- PCI Express 6.0
- PCI Express specification
Infographic of the PCIe 6.0 Architecture
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe Storage
- PCI Express specification
- FLIT
- Forward Error Correction
PCI-SIG® built upon our momentum from 2020 with another successful year in 2021. From progress on the PCIe 5.0 architecture compliance program to the impending release of the PCIe 6.0 specification, we have hit many exciting milestones.
- Standards & Compliance
- PCI Express 5.0
- PCI Express 6.0
- PCI Express 6.0 Specification
- PCI Express compliance
- PCI Express specification
- PCI-SIG
- PCI-SIG Compliance
- PCI-SIG Membership
- PCIe 5.0 specification
- PCIe 6.0 specification
The upcoming PCIe® 6.0 specification introduces Flow Control Unit (FLIT) encoding, which enables the specification to provide low latency with high efficiency. FLIT mode is adopted for the PCIe 6.0 architecture because error correction needs to operate on fixed sized packets.
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe FEC
- Forward Error Correction
- FLIT
Mohiuddin Mazumder of Intel was honored at this year’s PCI-SIG US DevCon
- Developers Conference
- PCI-SIG DevCon
- PCI-SIG
- PCI Express
Manisha Nilange of Intel was honored at this year’s PCI-SIG US DevCon
- Developers Conference
- PCI-SIG DevCon
- PCI-SIG
- PCI Express
Wow, 2020 sure has transformed the ways we connect, learn and innovate in industries around the world, and in our daily lives!
- Standards & Compliance
- PCI Express compliance
- PCI-SIG Integrators List
- PCIe 4.0
- PCIe 3.0
One of the many new features included in the PCI Express® (PCIe®) specification will be PAM4 (Pulse Amplitude Modulation with 4 levels) signaling.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- What is PAM4
- PAM4
- PCIe FEC
- Forward Error Correction
For almost two decades, the PCI Express® (PCIe®) architecture has offered low latency and high bandwidth in support of next generation systems.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe FEC
- Forward Error Correction
- FLIT
We are starting 2020 with the release of version 0.5 of the PCI Express® (PCIe®) 6.0 specification incorporating the significant member feedback received on version 0.3.
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe FEC
- Forward Error Correction
- FLIT
- PCI Express specification
From Israel to Europe and Japan to Taiwan, the PCI-SIG® Israel, Europe and APAC 2019 Developers Conference tour has come to an end for the year.
- Standards & Compliance
- PCI-SIG DevCon
- PCIe 6.0
- PCI Express 560
- PCIe 5.0
- PCI Express 5.0
- PCI Express compliance
- PCI-SIG Integrator's List
PCI Express® (PCIe®) technology is deployed worldwide by PCI-SIG member companies, so it only makes sense that PCI-SIG® travels around the globe too.
- Standards & Compliance
- PCI-SIG DevCon
- PCIe
- PCI Express
- PCI Express compliance
- PCI-SIG Integrator's List
I am happy to share that PCI-SIG® has begun developing the PCI Express® (PCIe®) 6.0 specification, targeted for release in 2021.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe PAM4
- PCIe FEC
- PCIe Forward Error Correction
- PCIe 6.0 specification
- PCI Express 6.0 Specification
- PCI Express PAM4
- PCIe 6.0 FEC
- PCI Express 6.0 FEC
- PCIe6.0 Forward Error Correction
- PCI Express 6.0 Forward Error Correction
I’m happy to share that 2018 has been another productive year for PCI-SIG. In addition to significant progress in our specification development and compliance work, we also continued to provide educational resources to our members and the industry.
- Standards & Compliance
- PCI-SIG
- PCIe 5.0
- PCI Express 5.0
- OCP Summit
- Flash Memory Summit
- Developers Conference
By now, you probably know about the PCI-SIG Developers Conference which we hold in Santa Clara each year – a free event for our 750+ member companies with four tracks of presentations over two days.
- Standards & Compliance
- Technology
- PCI Express
- PCI-SIG
- Compliance
- Developers Conference
Press conference on June 5 to announce PCIe 5.0 spec updates
- Standards & Compliance
- PCI Express 5.0
- PCI-SIG
- PCIe 5.0
- Developers Conference
- Specification