Latest Posts
As the complexity of computer workloads in the automotive market increase, so does the sophistication of computers in vehicles, along with the interconnect performance requirements. A unique emerging challenge is Automotive Functional Safety (FuSA).
- Systems & Applications
- automotive
- PCI Express
- PCIe Specification
- PCIe 5.0
- PCIe 6.0
In early 2022, PCI-SIG® released the full version of the PCI Express® (PCIe®) 6.0 specification.
- Systems & Applications
- PCIe 6.0
- PAM4
- PAM4 signaling
- PCI Express 6.0
- PCI Express 6.0 Specification
- PCIe 6.0 architecture
PCI-SIG® in 2022: A Year to Celebrate
By Mihaela Erler and Scott Knowlton, PCI-SIG MWG Co-Chairs
- Standards and Compliance
- PCI-SIG
- PCIe
- PCIe 6.0
- PCIe 7.0
- PCI-SIG DevCon
During the PCI-SIG® US DevCon 2022, the PCI-SIG Board of Directors surprised two individuals for their years of service and contributions to the development and expansion of PCI Express® (PCIe®) technology.
- Standards & Compliance
- Developers Conference
- PCI-SIG DevCon
- PCIe 6.0
- PCI Express 6.0
- PCI Express specification
It’s hard to believe it’s been 30 years since PCI-SIG® formed in 1992.
- Standards & Compliance
- Compliance
- PCI Express 5.0
- PCIe 5.0 Compliance
- PCI-SIG
- PCI-SIG Compliance
- PCI-SIG Integrators List
With the ever-growing importance of security, we continue to see strong industry interest in Integrity and Data Encryption (IDE). As with any new technology, questions have been raised and addressed through new errata.
- Systems & Compliance
- PCIe Cybersecurity
- Integrity and Data Encryption (IDE)
- IO Security
Introduction
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe Storage
- PCI Express specification
- FLIT
- Forward Error Correct
For nearly three decades, PCI Express® (PCIe®) technology has served as the de facto high bandwidth, low latency interconnect. As the industry evolves to meet the needs of data-intensive applications, the PCIe specification has kept pace, enabling future innovation.
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe Storage
- PCI Express specification
- FLIT
- Forward Error Correct
We are pleased to commence 2022 on a high note with the official release of the PCI Express® (PCIe®) 6.0 specification to members.
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe Storage
- PCI Express specification
- FLIT
- Forward Error Correct
Infographic of the PCIe 6.0 Architecture
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe Storage
- PCI Express specification
- FLIT
- Forward Error Correction
PCI-SIG® Compliance Workshop Updates: Workshop #118 Recap, PCIe 5.0 Specification Workshops and More
PCI-SIG® has continued to host PCI Express® (PCIe®) Compliance Workshops throughout 2021 as we recognize that they are an important member benefit.
- Standards & Compliance
- Compliance
- PCIe 5.0 specification
- PCIe 5.0
- PCI-SIG Integrators List
- PCI Express 5.0
I am excited to report that PCI-SIG has released PCIe 6.0 specification, version 0.9 to our members. This is a major milestone in our continued effort to double the data rate of the PCI Express® specifications while maintaining backwards compatibility.
- Standards & Compliance
- PCIe 6.0 specification
- PCIe 6.0
- PAM4
- PCIe FEC
- FLIT
- PCI Express specification
With the emergence of autonomous vehicles, AI-based advanced driver assistance systems (ADAS) and in-vehicle infotainment (IVI), today’s automobiles are becoming high-tech “servers on wheels.” PCI Express® (PCIe®) technology is expanding to become the interconnect of choice in automotive applicat
- Systems & Applications
- automotive
- PCIe
- PCI Express
- PCIe Retimer
- PCIe connectivity
- PCIe CEM
- PCIe Security
- PCIe low power
- PCI-SIG Automotive Taskforce.
The upcoming PCIe® 6.0 specification introduces Flow Control Unit (FLIT) encoding, which enables the specification to provide low latency with high efficiency. FLIT mode is adopted for the PCIe 6.0 architecture because error correction needs to operate on fixed sized packets.
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe FEC
- Forward Error Correction
- FLIT
As part of our ongoing effort to broaden the adoption and deployment of PCI Express® (PCIe®) technology into diverse industry verticals, the PCI-SIG® Board of Directors recently announced the PCI-SIG Automotive Taskforce.
- Standards & Compliance
- PCI-SIG DevCon
- PCIe 6.0
- automotive
Is your company interested in speaking at PCI-SIG® Virtual Developers Conference 2021? The
- Standards & Compliance
- PCI-SIG DevCon
- PCIe 6.0
- automotive
Given the shift to virtual events this year, PCI-SIG® has adapted to a primarily digital world via various online initiatives like educational webinars, blogs and more.
- Systems & Applications
- PCI-SIG DevCon
- PCIe 6.0
The PCI Express® (PCIe®) 6.0 specification will feature two primary mechanisms to correct errors: Forward Error Correction (FEC) and Cyclic Redundancy Check (CRC). Each 256-byte FLIT comprises of 242 bytes of payload which are protected by 8 Bytes of CRC.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe FEC
The upcoming PCI Express® (PCIe®) 6.0 specification will continue PCI-SIG’s® longstanding history of innovation for the next generation of products to keep up with evolving needs in a wide range of markets.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe L0p
- PCIe low power state
One of the many new features included in the PCI Express® (PCIe®) specification will be PAM4 (Pulse Amplitude Modulation with 4 levels) signaling.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- What is PAM4
- PAM4
- PCIe FEC
- Forward Error Correction
For almost two decades, the PCI Express® (PCIe®) architecture has offered low latency and high bandwidth in support of next generation systems.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe FEC
- Forward Error Correction
- FLIT
PCI Express® (PCIe®) technology is the most important high-speed serial bus in servers. Due to its high bandwidth and low latency characteristics, PCI Express architecture is widely used in various server interconnect scenarios, such as:
- Signal Integrity
- PCIe 5.0
- PCI Express 5.0
- PCIe CEM
- PCIe Channel Loss
Before the emergence of autonomous driving, our cars provided isolation from the outside world. We could move from point A to point B with the press of a pedal and a Mapquest print-out in the passenger seat.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe 5.0
- PCI Express 5.0
- automotive
Each year, over 800 PCI-SIG® member companies are invited to attend the PCI-SIG U.S. Developers Conference.
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PCI-SIG DevCon
At this year’s Open Compute Project Global Summit in San Jose on March 4 -5, attendees will have the opportunity to learn how PCI Express® (PCIe®) specifications enable OCP systems today and how newer versions of
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe 5.0
- PCI Express 5.0
- PCIe 4.0
- PCI Express 4.0
- OCP Summit
- Open Compute Project
We are starting 2020 with the release of version 0.5 of the PCI Express® (PCIe®) 6.0 specification incorporating the significant member feedback received on version 0.3.
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe FEC
- Forward Error Correction
- FLIT
- PCI Express specification
As I look back on 2019, I’m proud to report that it has been a banner year for PCI-SIG®.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe 5.0
- PCI Express 5.0
- OCP Summit
- Flash Memory Summit
From Israel to Europe and Japan to Taiwan, the PCI-SIG® Israel, Europe and APAC 2019 Developers Conference tour has come to an end for the year.
- Standards & Compliance
- PCI-SIG DevCon
- PCIe 6.0
- PCI Express 560
- PCIe 5.0
- PCI Express 5.0
- PCI Express compliance
- PCI-SIG Integrator's List
- Physical Form Factors
- PCIe 6.0
- PCI Express 6.0
- PCIe PAM4
- PCIe FEC
- PCIe Forward Error Correction
- PCIe 6.0 specification
- PCI Express 6.0 Specification
Earlier this month, I attended another eventful Flash Memory Summit (FMS) and I am pleased to say that PCI Express® (PCIe®) was around every corner at this year’s event.
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PCIe 5.0
- PCI Express 5.0
- PCIe 4.0
- PCI Express 4.0
- OCP Summit
- Flash Memory Summit
- PCIe Storage
- PCI Express Storage
This year’s Flash Memory Summit (FMS) is coming up on August 6. As PCI Express technologies continue to evolve and make strides in the industry, PCI-SIG® is excited to highlight our participation in the growth of flash storage.
- Standards & Compliance
- PCI-SIG
- PCIe 6.0
- PCI Express 6.0
- PCIe 5.0
- PCI Express 5.0
- PCIe 4.0
- PCI Express 4.0
- OCP Summit
- Flash Memory Summit
- PCIe Storage
- PCI Express Storage
Another PCI-SIG Developers Conference has come and gone, and we had a whopping 600+ member company attendees at this year’s event in Santa Clara.
- Standards & Compliance
- PCI-SIG
- PCI-SIG DevCon
- PCIe 6.0
- PCI Express 6.0
- PCIe 5.0
- PCI Express 5.0
I am happy to share that PCI-SIG® has begun developing the PCI Express® (PCIe®) 6.0 specification, targeted for release in 2021.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe PAM4
- PCIe FEC
- PCIe Forward Error Correction
- PCIe 6.0 specification
- PCI Express 6.0 Specification
- PCI Express PAM4
- PCIe 6.0 FEC
- PCI Express 6.0 FEC
- PCIe6.0 Forward Error Correction
- PCI Express 6.0 Forward Error Correction
PCI-SIG® is proud to announce that we have established a working relationship with DMTF to simplify hardware management.
- Standards & Compliance
- PCIe
- PCI Express
- PCI-SIG
- DMTF
- Redfish
- PCIe Security
On January 22, 2019, the U.S. Cybersecurity and Infrastructure Security Agency issued an emergency directive to mitigate DNS infrastructure tampering intended to disrupt and redirect government and business communications.
- Standards & Compliance
- PCIe Cybersecurity
- Secure Boot
- PCIe Component Authentication
- Firmware
PCI-SIG has built its reputation on delivering high quality PCI Express® (PCIe) specifications that have doubled bandwidth on average every three years, while maintaining full backwards compatibility with prior generations.
- Signal Integrity
- PCIe Lane Margining
- PCIe 4.0
- PCI Express 4.0
- PCIe Bandwidth
- PCIe retimers
- PCIe Test Equipment
At PCI-SIG, we take pride in ensuring that our specifications operate without a hitch. However, sometimes PCI Express developers need to submit Engineering Change Requests (ECRs) to update parts of the specification so that PCIe integrated products can reach their optimal functionality.
- Standards & Compliance
- PCIe Engineering Change Requests
- Firmware
- UEFI
- ACPI
This is already shaping up to be a busy year for PCI-SIG® with the pending release of the PCI Express® 5.0 specification targete
- Standards & Compliance
- PCIe 5.0
- PCI Express 5.0
- Embedded World
- SD Association
- OCP Global Summit
This is already shaping up to be a busy year for PCI-SIG® with the pending release of the PCI Express® 5.0 specification targete
- Standards & Compliance
- PCIe 5.0
- PCI Express 5.0
- Embedded World
- SD Association
- OCP Global Summit
The PCI-SIG Serial Enabling Workgroup (called the “SEG” for short) is the PCI-SIG workgroup charged with running the PCI Express® (PCIe®) compliance program.
- Standards & Compliance
- PCI-SIG
- PCI-SIG Compliance
- PCI-SIG Interoperability
- PCI-SIG Integrators List
By now, you probably know about the PCI-SIG Developers Conference which we hold in Santa Clara each year – a free event for our 750+ member companies with four tracks of presentations over two days.
- Standards & Compliance
- Technology
- PCI Express
- PCI-SIG
- Compliance
- Developers Conference