Latest Posts

Mar 01, 2024

There are many unique challenges in designing artificial intelligence (AI) and machine learning (ML) applications, and the exuberance around ChatGPT has highlighted the influence that AI can have on day-to-day life.

  • PCI Express Specification
  • AI
  • ML
  • PCI Express specification
  • PCI-SIG
  • PCIe
  • PCIe L0p
  • PCIe Technology
Nov 28, 2023

Author’s Note: This blog discusses new functionality introduced in the PCIe 6.0 specification, but please note that subsequent revisions have been published. Developers should always work from the latest revision to ensure they see all specification errata.

  • PCI Express Specification
  • PCI Express 6.0 Specification
  • PCIe 6.0 specification
  • PCI Express 6.0
  • PCIe 6.0 FEC
  • PCIe PAM4
  • PCIe L0p
  • PCIe low power
Feb 05, 2022

With the ever-growing importance of security, we continue to see strong industry interest in Integrity and Data Encryption (IDE). As with any new technology, questions have been raised and addressed through new errata.

  • Systems & Compliance
  • PCIe Cybersecurity
  • Integrity and Data Encryption (IDE)
  • IO Security
Jan 11, 2022

Infographic of the PCIe 6.0 Architecture

  • Standards & Compliance
  • PCIe 6.0
  • PCI Express 6.0
  • PAM4
  • PCIe Storage
  • PCI Express specification
  • FLIT
  • Forward Error Correction
Aug 25, 2021

With the emergence of autonomous vehicles, AI-based advanced driver assistance systems (ADAS) and in-vehicle infotainment (IVI), today’s automobiles are becoming high-tech “servers on wheels.” PCI Express® (PCIe®) technology is expanding to become the interconnect of choice in automotive applicat

  • Systems & Applications
  • automotive
  • PCIe
  • PCI Express
  • PCIe Retimer
  • PCIe connectivity
  • PCIe CEM
  • PCIe Security
  • PCIe low power
  • PCI-SIG Automotive Taskforce.
Aug 19, 2021

The upcoming PCIe® 6.0 specification introduces Flow Control Unit (FLIT) encoding, which enables the specification to provide low latency with high efficiency. FLIT mode is adopted for the PCIe 6.0 architecture because error correction needs to operate on fixed sized packets.

  • PCIe 6.0
  • PCI Express 6.0
  • PAM4
  • PCIe FEC
  • Forward Error Correction
  • FLIT
Jul 16, 2021

By: Hope Bovenzi, Strategic Marketing, Astera Labs

  • Signal Integrity
  • automotive
  • PCIe
  • PCI Express
  • PCIe Storage
  • PCIe Retimer
  • PCIe connectivity
  • PCIe Bandwidth
  • PCI-SIG Automotive Taskforce
Aug 30, 2020

The upcoming PCI Express® (PCIe®) 6.0 specification will continue PCI-SIG’s® longstanding history of innovation for the next generation of products to keep up with evolving needs in a wide range of markets.

  • Systems & Applications
  • PCIe 6.0
  • PCI Express 6.0
  • PCIe L0p
  • PCIe low power state
Aug 11, 2020

One of the many new features included in the PCI Express® (PCIe®) specification will be PAM4 (Pulse Amplitude Modulation with 4 levels) signaling.

  • Systems & Applications
  • PCIe 6.0
  • PCI Express 6.0
  • What is PAM4
  • PAM4
  • PCIe FEC
  • Forward Error Correction
Jun 22, 2020

For almost two decades, the PCI Express® (PCIe®) architecture has offered low latency and high bandwidth in support of next generation systems.

  • Systems & Applications
  • PCIe 6.0
  • PCI Express 6.0
  • PAM4
  • PCIe FEC
  • Forward Error Correction
  • FLIT

Pages