Latest Posts
Author’s Note: This blog discusses new functionality introduced in the PCIe 6.0 specification, but please note that subsequent revisions have been published. Developers should always work from the latest revision to ensure they see all specification errata.
- PCI Express Specification
- PCI Express 6.0 Specification
- PCIe 6.0 specification
- PCI Express 6.0
- PCIe 6.0 FEC
- PCIe PAM4
- PCIe L0p
- PCIe low power
Author’s Note: This blog discusses new functionality introduced in the PCIe 6.0 specification, but please note that the PCIe 6.0.1 and PCIe 6.1 specification revisions have been published.
- PCI Express Specification
- PCI Express 6.0 Specification
- PCIe 6.0 specification
- PCI Express 6.0
- PCI Express 6.0 Forward Error Correction
- PCIe 6.0 FEC
- FLIT Mode
Author’s Note: This blog discusses new functionality introduced in the PCIe 6.0 specification, but please note that the PCIe 6.0.1 and PCIe 6.1 specification revisions have been published.
- PCI Express Specification
- PCI Express 6.0 Specification
- PCIe 6.0 specification
- PCI Express 6.0
- PCI Express 6.0 Forward Error Correction
- PCIe 6.0 FEC
- FLIT Mode
Introduction
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe Storage
- PCI Express specification
- FLIT
- Forward Error Correct
For nearly three decades, PCI Express® (PCIe®) technology has served as the de facto high bandwidth, low latency interconnect. As the industry evolves to meet the needs of data-intensive applications, the PCIe specification has kept pace, enabling future innovation.
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe Storage
- PCI Express specification
- FLIT
- Forward Error Correct
We are pleased to commence 2022 on a high note with the official release of the PCI Express® (PCIe®) 6.0 specification to members.
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe Storage
- PCI Express specification
- FLIT
- Forward Error Correct
Infographic of the PCIe 6.0 Architecture
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe Storage
- PCI Express specification
- FLIT
- Forward Error Correction
I am excited to report that PCI-SIG has released PCIe 6.0 specification, version 0.9 to our members. This is a major milestone in our continued effort to double the data rate of the PCI Express® specifications while maintaining backwards compatibility.
- Standards & Compliance
- PCIe 6.0 specification
- PCIe 6.0
- PAM4
- PCIe FEC
- FLIT
- PCI Express specification
With the emergence of autonomous vehicles, AI-based advanced driver assistance systems (ADAS) and in-vehicle infotainment (IVI), today’s automobiles are becoming high-tech “servers on wheels.” PCI Express® (PCIe®) technology is expanding to become the interconnect of choice in automotive applicat
- Systems & Applications
- automotive
- PCIe
- PCI Express
- PCIe Retimer
- PCIe connectivity
- PCIe CEM
- PCIe Security
- PCIe low power
- PCI-SIG Automotive Taskforce.
The upcoming PCIe® 6.0 specification introduces Flow Control Unit (FLIT) encoding, which enables the specification to provide low latency with high efficiency. FLIT mode is adopted for the PCIe 6.0 architecture because error correction needs to operate on fixed sized packets.
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe FEC
- Forward Error Correction
- FLIT
With global health and safety concerns related to the Covid-19 pandemic still greatly limiting in-person events in 2021, PCI-SIG® continues to offer compliance workshop opportunities to our members virtually.
- Standards & Compliance
- PCIe 6.0 specification
- PAM4 signaling
- PCIe 6.0 architecture
- PCIe form factor
- FLIT Mode
- PCIe FEC
For almost two decades, the PCI Express® (PCIe®) architecture has offered low latency and high bandwidth in support of next generation systems.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe FEC
- Forward Error Correction
- FLIT
PCI Express® (PCIe®) technology is the most important high-speed serial bus in servers. Due to its high bandwidth and low latency characteristics, PCI Express architecture is widely used in various server interconnect scenarios, such as:
- Signal Integrity
- PCIe 5.0
- PCI Express 5.0
- PCIe CEM
- PCIe Channel Loss
We are starting 2020 with the release of version 0.5 of the PCI Express® (PCIe®) 6.0 specification incorporating the significant member feedback received on version 0.3.
- Standards & Compliance
- PCIe 6.0
- PCI Express 6.0
- PAM4
- PCIe FEC
- Forward Error Correction
- FLIT
- PCI Express specification
PCI-SIG® has enabled PCI Express® (PCIe®) technology to be cost-effective and easy to implement by supporting multiple form factors for a variety of applications.
- Physical Form Factors
- PCIe 5.0
- PCI Express 5.0
- PCIe CEM
- PCIe Card Electromechanical Connector
I am happy to share that PCI-SIG® has begun developing the PCI Express® (PCIe®) 6.0 specification, targeted for release in 2021.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe PAM4
- PCIe FEC
- PCIe Forward Error Correction
- PCIe 6.0 specification
- PCI Express 6.0 Specification
- PCI Express PAM4
- PCIe 6.0 FEC
- PCI Express 6.0 FEC
- PCIe6.0 Forward Error Correction
- PCI Express 6.0 Forward Error Correction
I am happy to share that PCI-SIG® has begun developing the PCI Express® (PCIe®) 6.0 specification, targeted for release in 2021.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe PAM4
- PCIe FEC
- PCIe Forward Error Correction
- PCIe 6.0 specification
- PCI Express 6.0 Specification
- PCI Express PAM4
- PCIe 6.0 FEC
- PCI Express 6.0 FEC
- PCIe6.0 Forward Error Correction
- PCI Express 6.0 Forward Error Correction