Latest Posts
In early 2022, PCI-SIG® released the full version of the PCI Express® (PCIe®) 6.0 specification.
- Systems & Applications
- PCIe 6.0
- PAM4
- PAM4 signaling
- PCI Express 6.0
- PCI Express 6.0 Specification
- PCIe 6.0 architecture
With global health and safety concerns related to the Covid-19 pandemic still greatly limiting in-person events in 2021, PCI-SIG® continues to offer compliance workshop opportunities to our members virtually.
- Standards & Compliance
- PCIe 6.0 specification
- PAM4 signaling
- PCIe 6.0 architecture
- PCIe form factor
- FLIT Mode
- PCIe FEC
At this year’s Open Compute Project Global Summit in San Jose on March 4 -5, attendees will have the opportunity to learn how PCI Express® (PCIe®) specifications enable OCP systems today and how newer versions of
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe 5.0
- PCI Express 5.0
- PCIe 4.0
- PCI Express 4.0
- OCP Summit
- Open Compute Project
The SD Association (SDA) recently announced SD Express, which adds the PCI Express® and NVMe™ interfaces to the SD interface. The PCIe® interface delivers transfer rates up to 985 megabytes per second (MB/s) and supports backward compatibility with existing SD hosts.
- Standards & Compliance
- PCI-SIG
- SD Association
- SD Express
- NVMe
- PCIe 3.0
- PCI Express 3.0
The SD Association (SDA) recently announced SD Express, which adds the PCI Express® and NVMe™ interfaces to the SD interface. The PCIe® interface delivers transfer rates up to 985 megabytes per second (MB/s) and supports backward compatibility with existing SD hosts.
- Standards & Compliance
- PCI-SIG
- SD Association
- SD Express
- NVMe
- PCIe 3.0
- PCI Express 3.0
I am happy to share that PCI-SIG® has begun developing the PCI Express® (PCIe®) 6.0 specification, targeted for release in 2021.
- Systems & Applications
- PCIe 6.0
- PCI Express 6.0
- PCIe PAM4
- PCIe FEC
- PCIe Forward Error Correction
- PCIe 6.0 specification
- PCI Express 6.0 Specification
- PCI Express PAM4
- PCIe 6.0 FEC
- PCI Express 6.0 FEC
- PCIe6.0 Forward Error Correction
- PCI Express 6.0 Forward Error Correction
By now, you probably know about the PCI-SIG Developers Conference which we hold in Santa Clara each year – a free event for our 750+ member companies with four tracks of presentations over two days.
- Standards & Compliance
- Technology
- PCI Express
- PCI-SIG
- Compliance
- Developers Conference
PCI Express® – also known as PCIe – used to get a bad rap for being power hungry on servers and PCs. But I’m happy to say that this is no longer the case. Are you aware that PCIe today is extremely power efficient with built-in low power features?
- Systems & Applications
- PCI-SIG
- PCI Express 3.0
- PCIe 3.0
- PCIe Latency
- PCIe low power
I’m looking forward to attending the Flash Memory Summit (FMS) next week in Santa Clara.
- Standards & Compliance
- PCI-SIG
- Flash Memory Summit
- FMS
- NVMe
- Flash Storage
I recently attended the OCP Summit for the first time and I was impressed by the size of this growing event. The San Jose Convention Center was packed with industry experts – all eager to discuss how to move the Open Compute Project (OPC) forward.
- Systems & Applications
- PCI-SIG
- OCP Summit
- Open Compute Project
- PCIe 4.0
- PCI Express 4.0