
**Errata for the
PCI Express[®] OCuLink
Specification Revision 1.0**

May 27, 2016



REVISION	REVISION HISTORY	DATE
1.0	First Release. Includes A100.	2016-05-27

PCI-SIG® disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does PCI-SIG make a commitment to update the information contained herein.

Contact the PCI-SIG office to obtain the latest revision of this specification.

Questions regarding the PCI Express Base Specification or membership in PCI-SIG may be forwarded to:

Membership Services

www.pcisig.com

E-mail: administration@pcisig.com

Phone: 503-619-0569

Fax: 503-644-6708

Technical Support

techsupp@pcisig.com

DISCLAIMER

This PCI Express Base Specification Errata document is provided “as is” with no warranties whatsoever, including any warranty of merchantability, noninfringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample. PCI-SIG disclaims all liability for infringement of proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG.

All other product names are trademarks, registered trademarks, or servicemarks of their respective owners.

Copyright © 2011-2016 PCI-SIG

Contents

A100	[OCuLink 1.0 Spec] Mating Sequence Table 3-2, Pin A11	4
------	---	---

Note on Errata Numbering

Errata numbering is arbitrary and reflects numbers used during the development process.

A100 [OCuLink 1.0 Spec] Mating Sequence Table 3-2, Pin A11

In Section 3.2.2, page 10, make the following changes:

3.2.2 Pinout for x4 Fixed Internal Connector (end point)

- See Table 6-9 for the Full Crossover Internal Cable wiring.
- The sideband signal assignment differs between the root and end point.
- The Fixed side must provide the 3.3 V to support the optional active cable.

Table 3-2. Pinout for x4 Fixed Internal Connectors (end point)

Pin #	Description	Mating Sequence of cable to board		Pin #	Description
Row Offset – no pin this side			2nd	B1	RESERVED
A1	POWER 3.3 Vact RX	2nd	1st	B2	GROUND
A2	GROUND	1st	2nd	B3	PETp0
A3	PERp0	2nd	2nd	B4	PETn0
A4	PERn0	2nd	1st	B5	GROUND
A5	GROUND	1st	2nd	B6	PETp1
A6	PERp1	2nd	2nd	B7	PETn1
A7	PERn1	2nd	1st	B8	GROUND
A8	GROUND	1st	2nd	B9	BP TYPE
A9	2-WIRE CLOCK	2nd	2nd	B10	CWAKE#
A10	2-WIRE DATA	2nd	1st	B11	GROUND
A11	GROUND	1st 2nd	2nd	B12	VSP
A12	PERST#	2nd	2nd	B13	VSP
A13	CPRSNT#	2nd	1st	B14	GROUND
A14	GROUND	1st	2nd	B15	PETp2
A15	PERp2	2nd	2nd	B16	PETn2
A16	PERn2	2nd	1st	B17	GROUND
A17	GROUND	1st	2nd	B18	PETp3
A18	PERp3	2nd	2nd	B19	PETn3
A19	PERn3	2nd	1st	B20	GROUND
A20	GROUND	1st	2nd	B21	POWER 3.3 Vact TX
A21	RESERVED	2nd	Row Offset – no pin this side		