



PCI-SIG ENGINEERING CHANGE NOTICE

TITLE:	M.2 Signal Definition – Audio & ANTCTL Functions
DATE:	May 20, 2014 (Updated Sept 3, 2014)
AFFECTED DOCUMENT:	M.2 Spec Revision 1.0
SPONSOR:	Robert Muir; Intel Corp

Part I

1. Summary of the Functional Changes

Definition of the four Audio pins to provide definitive functions assigned to each pin of the Audio interface.

Definition of the four ANTCTL pins to provide definitive functions assigned to each pin of the ANTCTL interface.

2. Benefits as a Result of the Changes

Improved Audio & ANTCTL alignment across the industry. This will allow OEM and Platform designers to enjoy interoperability (Mix-n-Match) of different WWAN modules through the adoption of well defined interfaces. It will also prevent potential damage/contention due to misalignment when mixed and matched.

3. Assessment of the Impact

Should not affect current situation or current use of these signal.

4. Analysis of the Hardware Implications

None based on feedback from M.2 members survey of use and existing implementation.

5. Analysis of the Software Implications

N/A

6. Analysis of the C&I Test Implications

N/A

Part II

Detailed Description of the change

Change Table 25 as follows:

			performed.	
Supplemental Communication Specific Signal continued...	ANTCTL[0..3]	I/O O	These signals are used for Antenna Control, and should be routed to the appropriate Antenna Control Circuitry on the platform. <u>Two modes of operation are supported: GPIO & RFFE – See section 3.2.10.5 for details</u>	1.8 V Nominal/ 2.8 V Max
	IPC_[0..7]	I/O	Pins to facilitate IPC signals exchanged between the host and the card. Functions are BTO/CTO.	1.8 V
	AUDIO[0..3]	I/O	Pins for the use of audio. Some examples of audio interfaces are SLIMBus, I2S and PCM. Functions are BTO/CTO. <u>Two modes of operation are supported: I2S & SLIMBus – See section 3.2.10.3.2 for details</u>	1.8 V
	WAKE_ON_WWAN#	O	Used to wake the platform by the WWAN device	1.8 V
	DPR	I	This signal is an input directly to the WWAN module from a suitable SAR sensor. The specific implementation will be determined by the module vendor and their customer	1.8 V

Change Chapter 3.2.10.3.2 as follows:

3.2.10.3.2. Audio Signals

AUDIO0–3

These pins are reserved for Audio use. ~~However the s~~ Specific implementations will be part of a BTO option determined specifically by the module vendor and their customers. Supported options and pin allocations are shown in Table xx.

Table xx. Audio Pin Mode & Function Assignment

<u>M.2 Audio Pins</u>		<u>Pin Mode & Function</u>					
<u>Pin #</u>	<u>Pin Name</u>	<u>I2S Mode</u>			<u>SLIMBus Mode</u>		
		<u>Function</u>	<u>Direction</u>	<u>Voltage</u>	<u>Function</u>	<u>Direction</u>	<u>Voltage</u>
<u>20</u>	<u>Audio 0</u>	<u>I2S_CLK</u>	<u>I/O</u>	<u>1.8 V</u>	<u>SLIMBus_CLK</u>	<u>O</u>	<u>1.8 V</u>
<u>22</u>	<u>Audio 1</u>	<u>I2S_RX</u>	<u>I</u>	<u>1.8 V</u>	<u>SLIMBus_DAT</u>	<u>I/O</u>	<u>1.8 V</u>
<u>24</u>	<u>Audio 2</u>	<u>I2S_TX</u>	<u>O</u>	<u>1.8 V</u>	<u>Reserved</u>		
<u>28</u>	<u>Audio 3</u>	<u>I2S_WS</u>	<u>I/O</u>	<u>1.8 V</u>	<u>Reserved</u>		

Change Chapter 3.2.10.5 as follows:

3.2.10.5. Antenna Control

ANTCTRL (0-3) are provided to allow for the implementation of antenna tuning solutions. The number antenna control lines required will depend on the application and antenna/band requirements.

The functional definition of the antenna control pins are OEM-specific and should be coordinated between the host platform OEM and card vendors. The ordered labeling of these signals in this specification is intended to help establish consistent implementations—where practical—across multiple instances of cards in the host platform. Supported options and pin allocations are shown in Table xy.

Table xy. Antenna Control Pin Mode & Function Assignment

<u>M.2 Antenna Control</u>		<u>Pin Mode & Function</u>					
<u>Pin #</u>	<u>Pin Name</u>	<u>GPIO Mode</u>			<u>RFFE Mode</u>		
		<u>Function</u>	<u>Direction</u>	<u>Voltage</u>	<u>Function</u>	<u>Direction</u>	<u>Voltage</u>
<u>59</u>	<u>ANTCTL0</u>	<u>GPIO0(LSB)</u>	<u>O</u>	<u>1.8 V¹</u>	<u>Reserved</u>		
<u>61</u>	<u>ANTCTL1</u>	<u>GPIO1</u>	<u>O</u>	<u>1.8 V¹</u>	<u>RFFE_SDATA</u>	<u>I/O</u>	<u>1.8 V</u>
<u>63</u>	<u>ANTCTL2</u>	<u>GPIO2</u>	<u>O</u>	<u>1.8 V¹</u>	<u>RFFE_SCLK</u>	<u>O</u>	<u>1.8 V</u>
<u>65</u>	<u>ANTCTL3</u>	<u>GPIO3(MSB)</u>	<u>O</u>	<u>1.8 V¹</u>	<u>RFFE_VIO</u>	<u>O</u>	<u>1.8 V</u>

¹ In GPIO Mode Operating voltage for pins is 1.8 V Nominal BUT can be up to 2.8 V to allow direct operation of antenna controllers using multiple silicon technologies.